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ABSTRACT
Friedrich, Joerg, Purdue University. May 1989. Three-Dimensional MOS Pro- 
cess Development. Major Professor: Neudeck, Gerold W.
A novel MOS technology for three-dimensional integration of electronic cir­
cuits on silicon substrates was developed. Selective epitaxial growth and epitax­
ial lateral overgrowth of monocrystalline silicon over oxidized silicon were 
employed to create locally restricted silicon-on-insulator device islands.
Thin gate oxides were discovered to deteriorate in ambients typically used 
for selective epitaxial growth. Conditions of general applicability to silicon epi­
taxy systems were determined under which this deterioration was greatly 
reduced.
Selective epitaxial growth needed to be carried out at low temperatures. 
However, crystalline defects increase as deposition temperatures are decreased. 
An exact dependence between the residual moisture content in epitaxial growth 
ambients, deposition pressure, and deposition temperature was determined 
which is also generally applicable to silicon epitaxy systems.
The dependences of growth rates and growth rate uniformity on loading, 
temperature, flow rates, gas composition, and masking oxide thickness were 
investigated for a pancake type epitaxy reactor. A conceptual model was dis- 
cussed attempting to describe the effects peculiar to selective epitaxial growth.
The newly • developed processing steps were assembled to fabricate three- 
dimensional silicon-on-insulator capacitors. These capacitors were electrically 
evaluated. Surface state densities were in the order of 1O11cm-2 eV-1 and
therefore within the range of applicability for a practical CMOS process.
Oxidized polysilicon gates were overgrown with silicon by epitaxial lateral 
overgrowth. The epitaxial silicon was planarized and source and drain regions 
were formed above the polysilicon gates in Silicon-on-insulator material. The 




C H A PTER  I
IN TR O D U C TIO N
1.1 B ackground •
Initial attempts to build active solid-state transistors that operated on a 
field effect principle were undertaken by J.E. Lilienfeld in the early 1930s. 
Patents on a metal-oxide-semiconductor (MOS) structure were filed in 1935 by 
0 . Heil and later by D. Kahng and M.M. Atalla who proposed a Si-SiO2 based 
field effect transistor. Not until the early 1960s however was the fabrication of 
MOSFETs successful because of the lack of a controllable and stable silicon 
surface. With the introduction of the silicon planar process it became possible 
to create stable insulating layers on top of silicon by means of thermal oxida­
tion, In 1964 the first simple integrated circuits (ICs) with MOS transistors 
were fabricated.
The first complex circuits were built using p-channel, and later n-channel 
transistors. In 1962, C.T. Sah and F. Wanlass proposed the pairing of comple­
mentary n-channel and p-channel transistors to form low-power integrated cir­
cuits. For over a decade after its invention, this technology, which in fact is as 
much a circuit technology as a processing technology, called "Complementary 
MOS" or CMOS, had its primary use only in specialty applications where the 
benefits of low power consumption and high noise immunity outweighed the 
higher production costs.
W ith the need for increased device density and shrinking dimensions, 
NMOS technologies became more and more complex. In the late 1970’s it 
became apparent that power dissipation would set a limit on the level of 
integration of NMOS circuits. At that time, the complexities of advanced 
NMOS and CMOS process technologies were comparable, and CMOS became 
a viable alternative to NMOS which had been dominating the field.
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Today CMOS has developed into the technology of choice for Very Large 
Scale Integration (VLSI) and Ultra Large Scale Integration (ULSI). Currently 
it is possible to integrate more than 500000 transistors in non-repetitive circuit 
designs such as microprocessors, and more than 4 million transistors in regular 
circuit designs such as random access memories.
1.2 S ta te m en t of P urpose
The development of process technologies is driven by the demand for 
more powerful systems, such as computers and signal processing equipment. 
Current two-dimensional planar CMOS technologies will have reached their 
performance limits soon, making it necessary to develop more sophisticated 
processes that eliminate or greatly reduce the key problems found in conven­
tional technologies. Three-dimensional integration, first at the interconnect 
level, and later at the active device level, has potential to significantly increase 
the complexity of monolithically integrated systems.
In addition to lithographic restrictions, scaling of CMOS technologies is 
limited by the required large spacing between transistors of different type, in 
order to prevent latch-up which can render a circuit temporarily or per­
manently inoperable. Furthermore, susceptibility to radiation increases as dev­
ice dimensions shrink. Studies on VLSI interconnects suggest that as the 
lateral spacing between adjacent metal lines approaches the 0.5 nm level, the 
increased mutual capacitance between neighbouring lines and not the intrinsic 
switching speed of the active devices themselves will become the limiting fac­
tor in circuit performance, density and power dissipation for integrated cir­
cuits fabricated using two-dimensional planar silicon technology. L ̂  For these 
reasons, there has long been interest in silicon-on-insulator (SOI) and three- 
dimensional technologies, which would imply higher operating speed, lower 
dynamic power consumption, greater packing density, increased radiation 
hardness, more layout flexibility, and immunity to latch-up.
However, single crystalline silicon is not easily formed on top of amor­
phous insulating material such as SiO2. Crystalline insulators have been dev­
ised, such as sapphire and calcium fluorides, which match the lattice spacing 
of silicon reasonably close. Other methods of creating SOI include zone- 
melting recrystallization of polysilicon deposited by standard chemical vapor 
deposition techniques, separation by implanted oxygen, lateral solid-phase epi­
taxy, and full insulation by porous oxidized silicon. AJl these methods have in 
common that they are either prohibitively expensive, lead to poor quality SOI
layers, or are incompatible with common clean room processing technologies.
The primary goal in SOI is to realize perfect silicon on top of an insula­
tor. There exist stringent requirements that SOI technologies have to meet. 
For example, all SOI processing steps have to be IC compatible which would 
exclude the use of extreme high temperature anneal steps. All SOI processing 
has to be clean room compatible, which may exclude technologies such as SOI 
by wafer bonding and thinning by polishing. Also, an SOI technology should 
be economically feasible. For that reason batch processing capability would be 
preferred over single wafer processing. Lastly, the SOI technology should 
allow for three-dimensional integration of active device layers.
To date, no single SOI technology has been able to meet all these 
demands. The purpose of this work was to develop a new CMOS SOI technol­
ogy) by epitaxial lateral overgrowth of silicon over oxidized silicon to form a 
second active device layer. This new SOI technology was designed to meet 
most of the demands stated above.
1.3 P roposed  S tru c tu re
There is a need to have a CMOS technology that allows for the three- 
dimensional integration of active devices, where stringent boundary conditions 
limit the methods by which the required SOI layers can be obtained. In 1982,
J.F. Gibbons and K.F. Lee 3 proposed a CMOS inverter with stacked transis­
tors to form silicon-on-insulator device islands. Their method of 3-D integra­
tion included the recrystallization of the polysilicon top substrate. Although 
the design was simple and basically compatible with well established IC fabri­
cations methods, this approach lead to high defect densities in the recrystal­
lized material itself and to damage of the underlying layers.
Also in 1982, K. Tanno et al. 4 reported on selective epitaxial growth 
(SEG) of silicon in a reduced temperature, reduced pressure epitaxial reactor. 
Soon thereafter methods were proposed to create SOI structures by extending 
the SEG of silicon towards epitaxial lateral overgrowth (ELO)i In 1984, B. 
Hoefflinger and S.T. Liu proposed to build CMOS inverters with stacked 
transistors, structurally similar to the design by Gibbons and Lee, but where 
the second active device layer was to be formed by epitaxial lateral over­
growth (Fig. 1.1). A more planar structure by S.T. Liu following a similar 
approach is shown in Fig. 1.2. Here the SEG is not extended over the polysili­





Figure 1.1: 3-D CMOS Inverter
P-substrate
Figure 1.2: Compact 3-D CMOS Inverter
The stacking of transistors can greatly reduce the area required to build 
circuits. The method by which this stacking is accomplished inherently leads 
to a monocrystalline second active device layer. For the structure as shown in 
Fig. 1.2, the sidewall transistor can have effective gate lengths that are much 
smaller than the lithographical resolution. The key steps in this new process 
technology are selective epitaxial growth and epitaxial lateral overgrowth of 
monocrystalline silicon. These methods are economical batch processes, and 
integrate well into clean room environments. Epitaxy can be carried out at 
low temperatures, so tha t significant movement of junctions already incor­
porated in the substrate can be avoided.
1.4 T hesis Overview
This thesis describes the development and investigation of a process tech­
nology that allows for the fabrication of three-dimensional silicon-on-insulator 
MOS structures created by the epitaxial lateral overgrowth or selective epitax­
ial growth of single crystalline silicon over thermally oxidized polysilicon gates, 
as shown in Fig. 1.1 and Fig. 1.2. The electronic interface of the stacked 
PMOS transistor, created by the epitaxial overgrowth of thermally oxidized 
polysilicon rather than by conventional thermal oxidation of monocrystalline 
silicon is investigated in depth. This novel ELO-Si/polyoxide/polysilicon inter­
face is not just important for active devices in SOI but also for dielectric dev­
ice isolation techniques by selective epitaxial growth that have already been 
proposed and realized elsewhere.
Chapter 2 contains a review of the relevant literature on conventional 
CMOS technologies and advanced device isolation concepts, including 
currently known SOI technologies, selective epitaxial growth, and epitaxial 
lateral overgrowth.
Chapters 3 and 4 describe the process sequence development for the 
shared gate silicon-on-insulator structure by epitaxial lateral overgrowth. In 
Chapter 3 test devices and structures are discussed and process simulations are 
contemplated. Also, the test pattern layout used throughout the experimental 
work is presented.
Chapter 4 reports on the various steps of the new technology and their 
development. Focus is placed on an in-depth investigation of epitaxy at 
reduced pressures and temperatures and gate oxide quality.
The electrical characterization of the fabricated test structures, namely 
3-D stacked capacitors and 3-D PMOS transistors, is reported in Chapter 5. 
The measurement apparatus is described, and functionality of the test devices 
is demonstrated. In Chapter 6, the investigation is summarized and recom­
mendations for future work are given.
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C H A PT E R  2
L IT E R A T U R E  R EV IEW
2.1 In tro d u c tio n  >
Over the last several years, integrated circuit technology, driven by 
demanding new applications, has advanced at a rapid pace. During the last 20 
years, the functional density of integrated circuits has increased 200-fold, and 
speed has increased 20-fold. VLSI has been employed in solving computation­
ally intensive problems in the fields of artificial intelligence and signal process­
ing. In many cases particularly in the field of information processing it is now 
more cost effective to design application specific integrated circuits (ASIC) 
than to employ a high-performance general purpose computer.
From all the available processing technologies, CMOS has emerged as the 
single most important one for VLSI and ULSI.5*11 The SOI technology 
developed in this thesis work is essentially part of a CMOS technology. For 
this reason, two areas of research are reviewed. The first part of this chapter 
summarizes issues regarding conventional CMOS circuit12*14 and process 
design methodologies. The second part gives a brief overview over different 
SOI technologies, and then focuses on SOI by ELO and on epitaxy itself, as 
they constitute key processing steps in the newly developed SOI technology. 
General processing subjects such as oxidation, chemical vapor deposition (with 
the exception of epitaxy), and lithography are not within the scope of this 
review.
2.2 Background
CMOS devices were first fabricated employing metal gate electrodes. The 
principal merit of CMOS technology at that time was its low power consump­
tion as compared to the less complex, more cost effective, and widely used uni­
polar MOS technologies. For that reason it found its principal applications in
8
battery powered consumer appliances such as wrist watches and pocket calcu­
lators, and in aeronautical equipment. During the 1970’s, NMOS became the 
dominant technology for Large Scale Integration (LSI), with refinements such 
as polysilicon gates, self aligned source and drain regions, and highly resistive 
polysilicon loads. As device dimensions shrunk and the complexity of systems 
that could be integrated monolithically rapidly increased it became apparent 
that power dissipation due to the required steady current flow through the 
transistors would soon limit the level of integration possible in NMOS techno­
logies. Because of its near-zero quiescent current, CMOS became the technol­
ogy of choice for VLSI circuit integration.
Beside its low power consumption, CMOS has several other important 
advantages over bipolar and unipolar MOS technologies. It accepts a wide 
tolerance in parameter variations such as power supply voltage and tempera­
ture. CMOS requires only small drive currents and is less sensitive to backgate 
biasing than NMOS or PMOS. No bootstrapping is required to feed a signal 
through a chain of clocked inverters, since no threshold voltage loss occurs. It 
has excellent noise immunity and soft error protection. The ratio-less design 
allows for flexibility in circuit layout, which facilitates the use of cell libraries 
and automated design environments. The high layout symmetry of CMOS is 
of advantage in analog circuits, thereby making it easy to integrate analog 
and digital function on the same chip. Operational amplifiers can be 
integrated in CMOS occupying considerable less area than bipolar or NMOS 
amplifiers, as illustrated in Fig. 2.1. CMOS furthermore allows for the sym­
metric operation about the ground potential, and CMOS switches have no 
offset voltage.
CMOS process technologies are challenging with regard to obtaining 
high-quality n- and p-channel devices on the same wafer. CMOS also intro­
duces a unique problem named "latchup", where a parasitic bipolar structure 
can short-circuit transistors of opposite polarity and render the circuit tem­
porarily or permanently inoperable. CMOS usually requires more transistors 
per function than unipolar technologies, although circuit design methods exist 
where this is circumvented. Compared with bipolar technologies, CMOS has 
smaller current drive capabilities, is sensitive to electrostatic discharge, has 
less gain, and exhibits higher l / f  noise, mostly due to surface states. These 
disadvantages are the main reason that considerable development work is put 
into combined bipolar-CMOS (BiCMOS) technologies, 15 since there the 
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Figure 2.1: Comparison of operational amplifier circuits ini NMOS and
CMOS12
Today, MOSFETs with good characteristics have been fabricated with 
effective gate lengths down to 0.1 /xm. The estimated propagation delay time 
for gates in these technologies is in the order of 20 ps.
2.3 CMOS CircuitDesign
As has been mentioned previously, CMOS is as much a processing tech­
nology as it is a circuit technology. The link between circuit and process 
design has become increasingly more important, as circuit and system perfor­
mance ultimately set the requirements for device and process technology per­
formance. Generally one likes to have systems operate at great speed, and 
because of cost reasons the minimization of the wafer area occupied by a given 
circuit is desirable. This can be accomplished by scaling18 of an existing tech­
nology, by the development of a new technology, as pursued in this thesis 
work, or by new circuit design concepts. Oftentimes it is found that hew cir­
cuit design concepts require new processing technologies, and vice versa. 
Dynamic random access memories are a good example for circuits that 
strongly depend on a particular fabrication technology.
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2.3.1 Fully  C om plem entary  CMOS
The most basic circuit in CMOS is the inverter (Fig. 2.2). The inverter is 
composed of a PMOS transistor, whose source is connected to the positive sup­
ply voltage, and an NMOS transistor with its source connected to ground. The 
gates and drains of both transistors are connected together, respectively. 
When a positive voltage is supplied to the input, the NMOS transistor will 
open a conducting path from the output to ground. Respectively, if ground 
potential is supplied to the input, the NMOS transistor will not conduct, and 
the PMOS transistor will open a path to the positive supply voltage. There­
fore, at any one time only one of the transistors will be conducting.
The mobility of holes in silicon is smaller than that of electrons. Since 
the gain of a transistor is proportional to the carrier mobility, the PMOS 
transistor in an inverter has usually twice the width of the complementary 
NMOS transistor to compensate for its smaller gain and to achieve the same 
current for a given gate and drain voltage. If two inverters are connected as 
shown in Fig. 2.3, an EXOR gate is obtained. As inputs the logic levels and 
their complements have to be supplied. A two-input CMOS NAND is given in 
Fig. 2.4. This also demonstrates one of the drawbacks found in conventional 
CMOS circuit design: four transistors are needed for the two-input NAND, 
imposing four capacitive gate loads on the driving circuitry. This problem of 
fully complementary CMOS designs, resulting in lower speed and greater area 
compared to equivalent NMOS circuits, can be circumvented by a different 
approach to CMOS circuit design.
' f.:)=. -?■ ... .
2.3.2 C locked CMOS
Because of the good electrical isolation of MOS transistor gates with 
regard to drain, source, and bulk it is possible to employ the capacitor com­
posed of the gate-oxide-bulk structure to store small charges on the gate 
nodes. 17 Now, for each logic gate its respective output node is precharged to 
the positive supply voltage (i.e. logical 'T"). During this precharge phase the 
logical function evaluation network is disabled. When the precharge is com­
pleted the charging current is switched off and the logical network is enabled. 
If the input signals satisfy the condition for a logical "0" the precharged out­
put node is discharged over the network. If the input configuration does not 
satisfy the "0" condition nothing will happen and the precharged output node 
keeps its logic level. The output node has a valid logic level only after the logi­
cal function network has been enabled. It therefore has to be made certain
'-msiv
i i
Figure 2.2: Basic CMOS inverter circuit diagram
Figure 2.3: CMOS EXOR circuit diagram
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that successive logic processes the output signal of the previous stage only at 
the end of the conditional discharge phase.18'20
To illustrate the dynamic CMOS circuit design consider Fig. 2.5. During 
the precharge time the CLOCK (4*) signal is at logic level "O" and thus enables 
the PMOS precharge transistor, charging the gate node of the output buffer to 
the positive supply voltage such that the output node is at logic level "0". The 
precharge phase is terminated when the CLOCK signal goes to logic level "l", 
thereby disabling the PMOS precharge transistor and enabling the logical 
function network via the NMOS transistor T l. If the input signals are such 
that a conducting path is opened between the precharged inverter input node 
and ground, the inverter output will go from logic level "0" to one. If the input 
signal configuration does not meet the requirements of the logic network to 
evaluate to "I", the precharged node will stay charged and the inverter output 
will remain at logic level "0".
In this technique, only two PMOS transistors per gate are needed, 
independent of the complexity of the logic function network. There never is a. 
dc path to ground opened and therefore the low power dissipation of fully 
complementary CMOS is preserved. There are some drawbacks to this 
approach, however.
First, the load is always driven by a  PMOS transistor, since the transition 
of the output node is always from ground potential to the supply voltage. This 
transition is caused by the flow of current through the PMOS transistor of the 
output buffer, which has a smaller current driving capability than an NMOS 
transistor. Secondly, because of the non-inverting nature of this design tech­
nique, not every logic function can be implemented. However, because clocked 
CMOS and fully complementary CMOS are compatible, in such cases a con­
ventional design could be used to implement such gates. The third problem 
stems from the dynamic operation of the circuit. This can lead to charge shar- 
ing between the precharge node capacitance and parasitic capacitances of the 
logic function network, thus jeopardizing proper gate function.
2.3.3 Complex CMOS Circuits
The basic CMOS circuits such as inverter, NAhiD, and EXOR gates have 
been reviewed in the last two subchapters. This was to demonstrate that there 
is a class of circuits that contain the CMOS inverter structure as their basic 
building block. Another class of circuits, such as multiple input AND and 
NAND gates, are not easily built from inverters, but most often contain
Figure 2.4:
Figure 2.5:
Two-input CMOS NAND gate
Three-input clocked CMOS NAND gate
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inverter like structures.
A third important class of circuit modules is that of bistable storage ele­
ments, e.g. master-slave flip flops, random access memories, D-flip flops, and 
J-K flip flops. Also mentioned should be content addressable memory cells.
Figure 2.6 shows an MS flip flop, consisting of four inverters and four 
transfer gate transistors.
~i P r*
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Figure 2.6: CMOS master-slave flip-flop
The static random access memory cell (SRAM) in Fig. 2.7 employs two invert­
ers and two transfer gate transistors that connect the data bit lines to the 
bistable memory element of two cross coupled inverters. By connecting an 
EXOR to the SRAM cell such that one input probes into one of the two 
storage nodes comprised of a cross coupled inverter pair and the other senses 
the bit line, the output of the EXOR will indicate if the bit line data will 
match the stored data. This is the function of a content addressable memory 
cell (CAM) as shown in Fig. 2.8.
It should be noted that a full CMOS SRAM cell requires 6 transistors. 
Adding the EXOR as shown in Fig. 2.3 would require an additional 4 transis­
tors, bringing the total transistor count of the CAM cell to 10. Making use of 
the specific properties of the proposed 3-D technology we have proposed a 
CAM design that only needs three transistors, two of which form an inverter. 
21 In conventional CMOS technologies the PMOS transistors of the storage 
cell are oftentimes substituted by highly resistive polysilicon loads in order to
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make the cells smaller. This can be done because the current driving capabil­
ity of the PMOS transistors is not critical in terms of circuit function The 
relaxation on the requirements for the PMOS transistor could be exploited in 
designing a technology tailored towards the fabrication of SRAMs or CAMs. It 
demonstrates the need to understand the relationship between circuit design 
requirements and requirements imposed on a specific fabrication technology by 
the desired circuit function.
2.4 CMOS Technology
In CMOS, n-type and p-type transistors are combined on the same sub­
strate. Special wells or tubs must be created for one of the transistor types, 
where the semiconductor type is opposite to the substrate type. For example, 
an NMOS transistor could be defined in a p-type substrate, and the comple­
mentary PMOS transistor would have to be defined in an n-type well. Modern 
CMOS processes however oftentimes employ a twin-well process, 22 where 
both, n-type and p-type regions are formed in a lightly doped substrate. The 
benefits of such an arrangement include the close placement of the NMOS and 
PMOS devices, the need for only a single lithographic mask step to form both 
well types, the independent doping control of the bodies of each of the CMOS 
device types, and the choice of either substrate type for different circuit appli­
cations with basically no change in process flow. Generally, a p-type Substrate 
is preferred to an n-type because it is less sensitive to process induced material 
defects. In addition, the p-type material provides higher conductivity under 
the NMOS device compared to the conductivity of a p-well in an n-type sub­
strate. For certain applications it is beneficial to use n-type substrates. In 
static random access memories for example, the p-well to n-type substrate 
junction provides protection against radiation induced charge loss at the 
storage nodes.
As device dimensions shrink the problem of device degradation by hot 
electron injection into the gate oxide increases. This problem is related to the 
long term stability of the devices. For gate lengths of less than about 2 fxm 
lightly doped drain and source regions are required to minimize threshold vol­
tage shift and oxide deterioration.
To increase operating speeds it is important to keep interconnect resis­
tances as small as possible. The sheet resistance of the polysilicon interconnect 
level with typical values between 40 and IOO fi-cm can be reduced to less than 
10 fi-cm by deploying a silicide on top of it.
16
Word
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Figure 2.8: CMOS content addressable memory
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Here devices are isolated from each other by a field oxide region that was 
created by local oxidation of silicon 24 (LOCOS). In LOCOS, the active device 
areas are masked by silicon nitride. Prior to the field oxidation a channel stop 
implant is performed which is selfaligned to the active areas. The nitride mask 
prevents oxygen from diffusing to the active areas on the substrate, thus per­
mitting to selectively oxidize the wafer. However, because some lateral oxidant 
diffusion underneath the nitride layer takes place, a "bird’s beak" develops, 
leading to lateral encroachment of the active area. The resulting structure is 
more planar than that resulting from oxidation and following active area 
definition by etching of the oxide. The masking nitride can damage the 
underlying silicon and can lead to problems in subsequent gate oxide forma­
tion. For that reason a stress relief oxide is usually grown prior to nitride 
deposition, or a sacrificial oxide is grown after nitride removal. The 
outdiffusion of the channel stop dopant into the active area can contribute 
further to lateral encroachment by reducing effective channel width.
Because of the shortcomings of regular LOGOS other ways of electrically 
isolating active device areas have been devised. In recessed LOCOS 25 the 
wafer substrate is anisotropically etched after the silicon nitride deposition 
and active device area definition. The local oxidation is carried out following
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the silicon etch (Fig. 2.10). This leads to desirable improved surface planarity 
compared to the standard LOCOS process. Surface planarity becomes more 
important as minimum line widths become smaller. Steps in the surface can 
lead to local line width loss during lithography.
Sidewall Masked Isolation (SWAMI) was first proposed by K.Y. Chiu et 
al. .26 It takes full advantage of LOCOS processing without suffering the 
drawbacks such as bird’s beak formation and lateral encroachment. The 
SWAMI process sequence is similar to that of recessed LOCOS, except that 
after the anisotropic silicon etch the developed sidewalls are masked by a 
stress relief nitride. This can be accomplished without additional masking 
steps and leads to a defect free local oxidation isolation technique.
The undesirable bird’s beak formation in conventional LOCOS has been 
found to be due to lateral oxidation underneath the stress relief oxide. To 
eliminate this effect a technique called Sealed Interface Local Oxidation (SILO) 
27 was developed. In SILO technology, a sandwich layer consisting of plasma 
enhanced silicon nitride, LPCVD oxide, and LPCVD nitride is used to mask 
portions of the substrate from oxidation (Fig. 2.11). The LPCVD oxide film 
serves as a stress relief between the rigid LPCVD nitride on the top of the 
sandwich and the substrate, while the bottom nitride film seals off the 
silicon/silicon dioxide interface from oxidant diffusion. The plasma enhanced 
bottom nitride is quite thin and less rigid, so that intrinsic nitride stress and 
volume expansion induced stress are kept small.
Yet another way of circumventing the problems associated with LOCOS 
was suggested by K. Kurosawa et al., called Buried Oxide 29 (BOX). They 
masked active device geometries by aluminum and etched the unmasked sili­
con field regions by reactive ion etching. Then they plasma-deposited SiO2 
and etched it in a buffered HF solution. This led to preferential etching of the 
oxide at the side walls forming V-grooves there. After removal of the alumi­
num mask and another oxide deposition, the wafer was planarized using a 
conventional resist reflow and etch back process (Fig. 2.12).
In Direct Moat Isolation (Fig. 2.13)29 the wafer is completely oxidized. 
After the oxidation the top region of the oxide film is damaged by ion implan­
tation. Successively the field regions are masked by a thin nitride layer, and 
an isotropic wet etch is performed. Because of the damaged top oxide layer, 
the resulting profiles are tapered off. Straight wet etching of thick field oxides 
would lead to sharp profiles that would impose serious limitations on succeed­
ing fine line lithography and high yield metallization.
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Figure 2.12: BOX fabrication sequence28
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Figure 2.14: Trench isolation process flow30
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An almost latch-up free isolation technique allowing very densely packed 
devices was presented with the Trench Isolation concept as shown in Fig. 
2.14.3® The devices are separated by a deep (>  5 (Am) trench which is aniso- 
tropically etched into the silicon substrate and then refilled with insulating 
and non-insulating material. This procedure has found recent application in 
proposed 4 and 16 MBit DRAM technologies and advanced BiCMOS 
processes.15’31,32 One of the key problems with this approach are the parasitic 
channels that form where active devices touch the vertical trench sidewall. 
This leads to increased subthreshold leakage currents.33 One way around this 
is to fill the trenches with heavily doped polysilicon. To avoid outdiffusion of 
dopants out of the trench during subsequent processing, the trench has to be 
lined with a thin nitride prior to its filling with polysilicon.
Novel isolation techniques that are not yet established in production lines 
include device isolation by selective epitaxial growth of monocrystalline silicon 
(Fig. 2.15).34*43
1. Thtrmtl or CVb Oxldo 2. Eleh Window*
Figure 2.15: Dielectric isolation by Selective Epitaxial Growth34
Here problems are similar to that of trench isolation, namely enhanced leakage 
along the sidewall silicon/silicon dioxide interface. In addition, the problem of 
non-planarity introduced by faceting during the epitaxial growth has not yet 
been completely solved. Since selective epitaxial growth is one of the key pro­
cessing steps in the newly developed 3-dimensional CMOS technology we will 
review principles and research results in epitaxial depositions of silicon on
silicon in one of the following subchapters.
2.5 SOI Technologies
As device dimension shrink into the submicron range with increasingly 
better lithographical methods and improved process control, circuit perfor­
mance is less and less limited by the characteristics of the active devices but 
by parasitics inherent in todays planar technologies.44 New device isolation 
techniques will be required to prevent parasitic coupling between adjacent 
devices through the Si substrate. To further increase the complexity of sys­
tems that can be integrated, a step towards vertical or three-dimensional 
integration is seen as necessary. 45-47 All these issues are addressed by silicon- 
on-insulator technologies.
In silicon-on-insulator (SOI), devices are built in a thin monocrystalline 
silicon film on top of an insulator. One of the few SOI processes employed for 
commercial purposes today is silicon-on-sapphire (SOS), where sapphire 
(Al2O3) serves as the insulating film as well as the substrate for CMOS cir­
cuits. The high costs and complexity associated with SOS technology has so 
far prevented it from being widely used. Short term objectives of current SOI 
development efforts are to provide thin films of dielectrically isolated silicon 
with good semiconductor properties at reasonable costs, particularly to 
prevent latch-up in advanced bipolar and CMOS circuits. Long term goal of 
these efforts is the production of vertically integrated circuits. 48
The methods by which SOI has been obtained are oxidation of porous sil­
icon (FIPOS), seeded or unseeded recrystallization of molten polysilicon, 
separation by implanted oxygen (SIMOX), lateral solid-phase epitaxial growth, 
wafer bonding and wafer thinning, heteroepitaxial SOI, and epitaxial lateral 
overgrowth. These technologies will be briefly reviewed in the following sub- 
chapters, with a focus on silicon epitaxial lateral overgrowth as it was one of 
the main subjects of this research.
2.5.1 F u ll In su la tion  by P orous Oxidized Silicon (FIPO S)
High quality SOI layers can be fabricated by the method of oxidation of 
porous silicon. Here n-type islands are surrounded by p+ regions formed by 
conventional processing such as ion implantation, diffusion or epitaxy. Then 
the substrates are etched electrochemically such that porous silicon is formed 
in the p+ layer while the n-type regions are basically not altered. Since porous 
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silicon, oxide forms mainly underneath the n-type silicon islands during the 
subsequent oxidation. Material created by this method can have defect densi­
ties comparable to those of bulk-Si. It has successfully been used to build 
VLSI circuits. The major disadvantage of this method of creating SOI is its 
incompatibility with established IC fabrication steps. Also, the buried SiOg 
does not exhibit good insulating characteristics and the SOI islands are 
stressed by the oxide layer, inducing defects. The islands fabricated so far by 
this method were narrow stripes, of only a few hundred microns width. This 
method is not suited to obtain a continuous film of SOI over an entire wafer 
■area.
2.5.2 Polysilicon R ecrysta llization
A method to create SOI which has received much attention is the recry­
stallization of polysilicon deposited over an amorphous insulating layer. 49*55 
The deposition of polysilicon by chemical vapor deposition is a well esta­
blished procedure employed in almost all modern bipolar and MOS processes. 
Polysilicon is usually deposited at temperatures between 580 ° C and 630 ° C 
such that grain sizes between 10 and 100 nm result. Inside the grains, polysili­
con has a regular crystal structure. By heating the polysilicon up to its melting 
point over an entire wafer area or locally restricted, and subsequently cooling 
it down, monocrystalline silicon is formed out of the melt over insulating 
material, which usually is SiO2. The melting can be accomplished by different 
means.56
As heat sources lasers,57' 61 electron beams,62 highrintensity lamps,66 and 
graphite strip heaters 64 are used. The required high temperatures for the 
melting of the silicon leads to large horizontal temperature gradients and can 
damage underlying layers, making vertical integration problematic.65 The 
unseeded melting of polycrystalline silicon leads to a random crystal orienta­
tion of the resulting SOI layer. Seeding of the polysilicon by contact with the 
silicon substrate is required to obtain a preferred crystal orientation. 66 To 
reduce stress induced defects, pattern relief structures can be employed. 
Although considerable effort has been invested into the development of this 
technology, only functional models of integrated circuits making use of this 
process have been demonstrated.
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2.5.3 S epara tion  by Im p lan ted  Oxygen (SIMOX)
In the SIMOX technique, an oxide is formed underneath a silicon layer by 
high energy, high dose implantation of oxygen into a silicon wafer. Implanta­
tion energies are typically 150 keV to 200 keV and a dose in the order of 
IO18 atoms cm-2 is required. During the implant wafers are held at tempera­
tures between 400-600 ° C to keep the silicon out of the amorphization range 
due to in situ annealing. Following the implant, a high temperature 
(>1300 ° C) anneal step is carried out to restore the implantation damaged sili­
con surface layer and to eliminate precipitates of SiO2 by dissolving them and 
by diffusing oxygen atoms into the buried oxide layer. Even after the anneal, 
the SOI layer is saturated with oxygen atoms up to its solid solubility limit, 
and dislocations with densities of typically IO9 cm-2 are present. While oxygen 
precipitates can be dissolved, the dislocations cannot be annealed out, even if 
anneal temperatures are close to the melting point of silicon. High tempera­
tures are not only required to anneal implantation damage in the SOI layer 
but also to form a good quality, low leakage buried oxide. Anneal tempera­
tures of about 1300 ° C result in oxide leakage currents of nA/cm2, while ther­
mally grown oxide has leakage currents of typically pA/cm2. To achieve 
lower defect densities in the SOI layer, different schemes have been devised. 
The channeling of implants leads to smaller implant damage of the silicon sur­
face layer. Several subsequent low-dose implantations with successive anneals 
lead to a low-dislocation SOI layer. By these means defect densities could be 
reduced to IO5Cm"2.
SEMOX has to be considered a 2-dimensional SOI technology. It is 
unlikely that more than one active device layer can be created by this method. 
SIMOX is most suited for very thin (100 am) SOI layers, as they are required 
in SOI CMOS, where SOI layers thinner than the depletion layer are needed. 
In this case high defect densities are not as critical, since junction areas are 
very small. Hall mobilities in SIMOX SOI layers are comparable to those in 
bulk silicon, and acceptable low interface state densities and leakage currents 
have been demonstrated.
One of the most serious drawbacks of this technique is the high dose of 
oxygen implant required to form the buried oxide. Even with modern high 
current implanters the implantation time is in the order of hours. This leads 
to high wafer costs.
2.5.4 L atera l Solid-Phase E p itax ia l G row th
In lateral solid-phase epitaxy (L-SPEG) polycrystalline or amorphous sili­
con is deposited on an insulating material. In the case of a polycrystalline 
layer, a channeled silicon ion beam is employed to amorphize most of the 
polysilicon and to leave grains with major crystallographic axes aligned along 
the channeling direction. The structures are then subjected to a heat treat­
ment during which these grains act as a seed for the solid-phase epitaxial 
regrowth. Instead of amorphizing polysilicon by channeled silicon beams, 
openings in the insulating layer to the silicon substrate Can act as seeds for 
regrowth of the amorphous silicon films.6'"70 During the epitaxial regrowth 
the temperature has to stay below the temperature at which spontaneous 
recrystallization of amorphous silicon to polysilicon takes place. This leads to 
very slow epitaxial regrowth and limits the width of SOI films to a few 
micron. So far L-SPEG has not been used for integrated circuit or device 
fabrication.
2.5.5 H eteroepitax ial SOI
Since it is difficult to grow or deposit monocrystalline silicon on top of an 
amorphous insulating layer, SOI research in the past concentrated on finding 
an insulating crystalline material that would be compatible to silicon. In par­
ticular, lattice constants have to be close, the dilations as a function of tem­
perature have to be matched, and the material surface has to be susceptible to 
atomic bonding with silicon. Sapphire has properties that come close to these 
requirements, and commercially available SOI wafers are mostly silicon-on- 
sapphire (SOS). 71 Problems arise however from the imperfect match of the 
lattice constants, the brittleness of the sapphire, and the outdiffusion of alumi­
num into the SOI film. Due to lattice strain and stress, minority carrier life­
times in SOS are small, baring the fabrication of bipolar transistors on these 
substrates. Other materials have been investigated, among them spinel, zir- 
conia, and calcium fluoride.72' 73 So far, none of these have been used in com­
mercial applications.
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2.5.6 W afer B o h d in g a n d W a fe rT h in n in g
When two clean and flat surfaces of high finish are brought close to each 
other dipole forces are induced into the two surfaces and Van der Waals bond­
ing occurs. The bonding forces are strong under shear and pressure, but weak 
under pulling. Van der Waals bonding can be converted towards a stronger 
chemical bonding by annealing of the structure at elevated temperatures. One 
can bond wafers with an oxidized surface, thereby burying the oxide. The 
wafer chosen to later contain active devices can then be thinned to a specified 
thickness above the buried oxide, usually a few microns, resulting in the 
desired SOI structure. The key problem in this technology is the thinning of 
the "active" wafer with high geometrical precision and low damage ,to its sur­
face. To obtain the required high uniformity one oftentimes introduces stopper 
areas on the wafer. Upon, reaching these stoppers, which can be made of a 
different material or differently doped silicon, thinning effectively stops.
This technology requires facilities that are not usually found in IC fabri­
cation laboratories. Problems also seem to persist with the reliability of the 
bonding.
2.6 E p itax ia l L a tera l O vergrow th
Epitaxy is a process where material is deposited onto a crystalline sub­
strate or seed, and where the crystalline configuration of the structure is main­
tained. Epitaxy can be classified into four different kinds: Molecular Beam 
Epitaxy (MBE), Vapor Phase Epitaxy (VPE), Liquid Phase Epitaxy (LPE) 
and Solid Phase Epitaxy (SPE). ^  Vapor phase epitaxy has found the widest 
acceptance because impurities can be well controlled and crystalline perfection 
of the grown layers is obtainable. MBE allows for an even better control of 
layer thicknesses, but suffers from low throughput and high system cost due to 
the required high vacuum levels. It has however drawn considerable attention 
lately, particular for the growth of III-V and II-VI structures. LPE is mostly 
employed for the growth of III-V compounds as GaAs and InP. SPE has been 
briefly reviewed in a previous subchapter.
VPE has been used since the early stages of device fabrication because it 
was the only way by which one could obtain a thin layer of lightly doped 
material on a heavily doped substrate with a sharp transition in the doping 
profile. Such a structure was desirable because it improved bipolar transistor 
and later bipolar IC performance.
Lately VPE has been successfully employed in CMOS technologies to 
reduce latch-up effects. A relatively new branch in VPE is selective epitaxy 
where the deposition of silicon is confined to certain areas on a wafer. 
3 9 ,4 0 ,7 5 -9 4  Deposition proceeds from seed openings in a masking oxide (Fig. 
2.16). When selective epitaxy is continued even after the growth surface has 
reached the wafer (oxide) surface, lateral growth occurs. This epitaxial lateral 
overgrowth forms silicon on the insulating masking oxide and can therefore be 
considered an SOI technique.
Selective epitaxy and epitaxial lateral overgrowth constitute the key pro­
cessing steps in the technology developed in the course of this work. This sub- 
chapter therefore contains a somewhat detailed review of the principles of sili­
con VPE from silane and the chlorosilanes.
2.6.1 Basic T erm inology
Chemical Vapor Deposition processes, to which VPE is counted, proceed 
in general according to the following scheme:95’96
1) Reactants are transported to the surface
2) Reactants are adsorbed on the substrate surface
3) A thermally induced chemical reaction takes place at the surface
4) Reaction products are desorbed from the surface
5) Reaction products are transported away from the surface
In general, the various steps of CVD can be grouped into the kinetics of 
the chemical reactions taking place at a heated surface and the transport of a 
silicon containing gas compound (i.e. SiH4, SiH3Cl, SiH2Cl2, SiHCl3, SiCl4) 
towards and away from that surface, including the flow dynamics particular to 
a given reactor geometry. It is difficult to coherently model all important 
aspects of both transport phenomena and kinetics in silicon epitaxy. The 
kinetics and transport are closely linked and interact. Therein lies the 
difficulty in analyzing and modeling CVD reactor systems. Most researchers 
therefore have focused either on the kinetics of the process alone, or have 
simplified the system by limiting considerations to steps I and 3, namely gas 
transport towards the reaction surface and reaction rates there. Not even con­
sidered here are homogeneous (gas phase) reactions that can occur during or 
prior to reactant transport to the reaction surface.97'99
A simple model was introduced by Grove100 that explains the basic 
dependencies of growth rates on operating parameters.
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Figure 2.17: Basic model of the epitaxial growth process72
The following notation is used for the different parameters
.. ■' ■ ' ■ ' . . . - i
hg gas-phase mass-transfer coefficient
Cs concentration of gas at the surface 
Cg concentration of gas far away from the surface 
F 1 flux of reactants towards surface 
F2 flux of reactants absorbed on the surface 
ks surface reaction rate constant
Then, under the assumption of a linear concentration gradient from the gas 
bulk to the surface one can write
F 1 =  h , (G t  -  Cs) (2.1)
and
F2 =  ksCs (2.2)




The growth rate of the film is given by
(2 .4 )
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WithNj =  5xl022 - 01̂ s for Silicon. 
cm3
One oftentimes likes to write the concentration of reactants in the gas bulk in 
terms of its mole fraction of the total gas concentration:
Cg =  Ct Y (2.5)
with Y as the mole fraction of reaction species and Ct as the total number of 
gas molecules/cm3 in the bulk gas. Then one can rewrite (2.4) as
Cpi
ks +  hg
Y (2 .6)
This is the growth rate as predicted by the Grove model. Two limiting cases 
can be observed when either ks becomes small compared to hg or ‘vice versa. 
The first case is called a surface reaction rate controlled deposition; in the 
latter case the deposition rate is determined by the rate with which the reac­
tants arrive at the surface and is called the mass transfer controlled regime:
Y -V =  Ct ks —  , hg^$>ks (surface reaction rate controlled)
V == Ct he —— , ks^$>hg (mass transfer controlled) 
Ni
For thermally activated reactions the surface reaction constant can be written 
in the form
k, k0e 'W  (2.7)
The dependence of the mass transfer coefficient hg on temperature is usually 
much weaker than that of the surface reaction constant as shown in Fig. 2.18. 
Thus one can obtain an indication for determining whether operation proceeds 
in the mass flow controlled (region B in Fig. 2.18) or surface reaction rate con­
trolled (region A) regime by performing depositions at various temperatures. 
Oftentimes the operating point lies in the transition region between the two 
regimes.
The Grove model contains two parameters that have direct influence on 
the growth rate, one of which is the mass transfer coefficient, the Other being 
the surface reaction rate constant. In more sophisticated models, the latter can 
be a function of the gas concentrations at and away from the surface, while 
the former is closely linked with the flow dynamics of a given reactor system. 
For this reason the next chapter will concentrate on transport mechanism in
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Figure 2.18: Growth rates of silicon films as a function of temperature for
various silicon gas sources 101
reactor systems, while the chapter after that will deal with the kinetics of vari­
ous CVD epitaxy systems.
2.6.2 TransportandFluidDynam ics
For the flux of reactants from the bulk gas towards the surface the Grove 
model gave
F 1 -  hs(Cj  - C 1) (2.1)
The gas phase mass transfer coefficient hg can be computed from experimen­
tally more accessible parameters if fundamental laws of fluid dynamics are 
considered. When gas or fluid streams over a flat stationary plate a velocity 
profile perpendicular to the plates’ surface will develop. The gas or fluid right 
at the surface will move very slowly while far away from the surface the gas or 
fluid velocity will be the unperturbed free field velocity.
Prandtl developed a model for the behaviour of fluids and gasses stream­
ing along a stationary plate in his boundary layer theory. It describes a boun­
dary layer of thickness 5(x) as a function of position, free stream velocity and
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gas viscosity for a gas that flows along a plate. The thickness of the boundary 
layer is defined as the distance between the surface and the point where the 
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Figure 2.19: Development of a boundary layer in gas flowing over a flat
plate and expanded view of boundary layer74
The boundary layer thickness can then be calculated from
The average boundary layer thickness over the whole length of the plate is 
given by integrating (2.8) over L:
1 L8 -  — J <5(x)dx (2.9)
,  h \ f n
3 V dUL 






is called the Reynolds number for the gas. In general flow regimes with Rejj 
smaller than 2000 are called laminar while higher Reynolds numbers are con­
sidered to describe turbulent flow.
In modeling CVD systems the boundary layer is often assumed to be stag­
nant, i.e. velocities parallel to the surface are zero. The existence of such a 
stagnant layer close to the susceptor in a horizontal epitaxy reactor was 
demonstrated by Eversteijn 102 et al. and later by Ban and Gilbert 103 with 
TiO2 smoke experiments. Eversteijn developed a model in which the reactor 
is conceptually separated into two regions, one in which the bulk gas flows 
with a finite velocity U, the other of which is stagnant. Reactant transport is 
thought to occur only by diffusion of the species through the stagnant layer. 
From Fick’s First Law one can deduce that
F 1 =  Dg (Cg- C s) / 4  (2.11)
With yji
Dg — diffusion coefficient of the active species 
4  =  thickness of stagnant layer.
A paper by Bloem104 presents a similar approach, but special attention is 
devoted to the temperature dependence of diffusion coefficients, which is 
claimed to be important because of the high temperature gradient above the 
surface.105 The average thickness of S can be substituted into (2.11) to yield 
an estimate for hg:
V =  =  3- ^ V ReL C2-I2)
One observes a dependence of hg on U1 ̂ 2; U in turn is proportional to the gas 
flow rate. In some instances this has indeed been experimentally confirmed for 
epitaxial depositions at higher temperatures where ks »  hg. 106
It has been noted that there are high temperature gradients above the
susceptor, leading to buoyancy forces that could be responsible for the onset of 
turbulent flow at much smaller Reynolds numbers. 95»107 This has been
' Qj*. '
confirmed by TiO2-Smoke experiments, 103 and the use of the ratio of — — as
Re2
a criterion for laminar flow has been devised, where Gr is called the Grashof
, Inertia x Buoyancy.aumber (Cr =  j p — _ ) .
To accurately compute mass transport in real reactors one has to give up 
many of the simplifying assumptions made in early modeling attempts that 
tried to achieve a closed form analytical solution. For example, the stagnant 
boundary layer through which there is a linear concentration gradient of reac­
tant species in many instances does not accurately describe the actual situa­
tion. Entrance effects are oftentimes ignored when a fully developed flow 
profile over the entire deposition area is assumed. Most models ignore gas 
phase reactions, and few consider gas phase diffusion and surface reactions to 
go on in series.108’109 Because of their simpler geometries, most researchers 
have studied epitaxial silicon growth in horizontal (RF and hotwall) reactors 
or vertical (radiant heated cylindrical or barrel) reactor 
configurations.95,102’103’110' 125 For more complicated reactor forms like the 
pancake type reactor the use of numerical methods is imperative.
2.6.3 Chemical Reactions in Si-Epitaxy
Four sources are available for Si-Epitaxy that can easily be transformed 
into the gas phase, namely SiCl4, SiHClg, SiH2Cl2 and SiH4. The first three 
belong to the group of chlorosilanes and the reduction processes are quite simi­
lar for these gases. Silane has not been used widely for epitaxy due to its 
highly unstable behaviour and its tendency to reduce in the gas phase, leading 
to the formation of silica dust and successive contamination of the wafers. 
Epitaxy from silane can however proceed at much lower temperatures than 
from any of the chlorosilanes. A silane system is also easier to model since the 
decomposition of silane is essentially irreversible under normal operating con­
ditions. No HCl is set free by the decomposition of silane so that one can 
operate at higher reactant concentrations than with the other gases without 
entering the etching regime.
The most widely used reactant in the past was SiCl4 which has a rather 
low vapor pressure, is chemically stable and easy to handle. However, SiH2Cl2 
and SiHCl3 make it possible to operate at about 1000 C - 200 * C lower tem­
peratures for comparable crystalline morphology and growth rate as compared 
to SiCl4 systems. It has been shown that the efficiency of the reaction, defined 
as the ratio of deposited Si to the amount of reactant gas entering the reactor, 
is highest for SiH2Cl2 and lowest for SiCl4. 126 Nowadays, most reduced tem­
perature epitaxy processes, including most SEG and ELO deposition systems, 
employ SiH2 Cl2 as the silicon source gas. It has however recently been demon­
strated 127 that in the temperature range of 800 0C - 920 ° C SiHCl3 can be
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used to obtain silicon SEG of high chemical purity.
The epitaxial deposition of silicon from silane and the chlorosilanes has 
been extensively investigated by many researchers.119’128' 135 The overall reac­
tion for the deposition of silicon from DCS can be written as
SiH2 Cl2 «->■ Si +  2 HCl (2.13)
Thermodynamical calculations and mass spectrometric investigations suggest 
that SiH2 Cl2 rapidly and nearly completely dissociates in the gas phase above 
800 ° C. The deposition of Si is believed to be driven by the free energy gain of 
the reaction
SiCl2 +  H2 ~  Si +  2 HCl . (2.14)
at the hot wafer surface. Another possible mechanism is the reaction129’136
2 SiCl2 W  Si. +  SiCl4 (2.15)
However, the below equilibrium partial pressures OfSiCl4 observed during epi­
taxy 128 and the abundance of adsorbed hydrogen at the growth surface, as 
calculated by Chernov137 may favor reaction (2.14).
A detailed investigation of silicon deposition from DCS has been con­
ducted by Claassen and Bloem.138 They proposed a growth mechanism in 
which DCS rapidly dissociates into H2 and SiCl2 in the gas phase at tempera­
tures above 800 0C. Rate determining surface reactions below IOOO0C were 
identified as being either the surface diffusion of adsorbed SiCl2 molecules to 
atomic steps or kink sites or the chemical reaction at the step to remove the 
chlorine atoms from the attached SiCl2 molecules. In the model development, 
the following steps were considered:
1. Gas phase difiusion ofDCS
2. Gas phase reactions
3. Surface adsorption of different species
4. Surface reactions and silicon incorporation at steps
Claassen and Bloem then derived the growth rate expression
k4k4k15pH2Psici20 _ .
(k -4 + k 14)(k_14 + k 15pHs!) 
with the fraction of free surface sites 0 given by
P2HCi
(2.16)
I +K4PsiCi2 + K5PhciZp1̂2H2 + K6P1̂ h2
(2.17)
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The first term of equation (2.16) describes the growth reaction of the reduc­
tion of SiCl2 at the surface while the second term accounts for the etching 
reaction of silicon by HC1. The parameters in the above equations are the con­
stants for the following chemical equations (* denotes adsorbed species or a 
free surface site, st denotes a step or kink site on the surface, and cr denotes 
species incorporated into a crystalline lattice):
k.,












HCl(g) -f * ~  Cl* +  I  H2 (g)
k-5 *
(2.21)







with K4 =  k4/k_4, etc. It has to be noted that the etch expression was derived 
from experiments where no Si-containing species were introduced into the 
reaction ambient during etching. The reaction rate E is governed by the 
adsorption rate of SiGl2 at the surface (k4), the surface diffusion of adsorbed 
SiCl2 towards a step (k14), and the chemical reaction there (k15). The frac­
tion of free surface sites for the adsorption of SiCl2 is determined by the 
amount of already adsorbed SiCl2* (K4), adsorbed Cl* (K5), and adsorbed H*
(K6).
With this model and appropriate parameter fitting, Claassen and Bloem 
were able to model the experiments they had conducted with good accuracy. 
It seems however that some effects observed in epitaxy such as the reduction 
of growth rate fall off with increasing HCl in the growth ambient once the 
etching regime is entered 13M 40 and the local loading effect in selective epitax­
ial growth are difficult to explain with this approach. In particular, the limita­
tion of growth contributing ad-species to SiCl2 seems somewhat arbitrary and 
restrictive. Stassinos et a /.^ 1 postulated the existence of SiH2 as a second ad- 
species in addition to SiCl2 by the reaction
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SiCl2 +  2 H2 ~  SiH2 -H 2 HCl (2.24)
This reaction is suggested to govern the linear decrease in growth rate with 
HCl addition in the presence of hydrogen. In an inert atmosphere the gas 
phase reaction (2.20) is assumed to control the linear decrease in growth rate 
as was also suggested by Claassen and Bloem.
2.6.4 A pplied SEG and ELO
It has been shown that there has to be a higher degree of supersaturation 
for the nucleation of silicon on SiO2 and Si3N4 as compared to that for 
nucleation on silicon surfaces. Thus, by keeping the supersaturation below a 
critical value it is possible to selectively deposit Si on Si substrates masked by 
either silicon nitride or silicon oxide. Crystal growth theories, as discussed by 
Bennema and van Leeuwen,142 explain the initiation of growth by the adsorp­
tion of silicon at the growth surface. Adsorbed atoms form little clusters; these 
clusters are thermodynamically unstable until they reach a certain critical size. 
Thereafter it is energetically more favorable for them to remain in the solid 
phase than in the vapor phase.143
The adsorption energy for Si on foreign substrates is generally higher 
than that for Si on Si; thus it becomes possible to operate at a point where the 
nucleus size on the foreign material is held below the critical value while over- 
critical size nuclei can form on the Si-growth surface. The process is a balance 
between reasonable growth rates and polysilicon nucleation on the masking 
material, which most often is SiO2. The onset of nucleation on the mask is a 
function of temperature, pressure, mask material, mask material cleanliness, 
and the Cl/Si ratio in the reactor ambient. The ratio of masked to unmasked 
area on a wafer can have an indirect effect on the extent of nucleation.88
The chemical system most often employed in SEG and ELO is SiH2Cl2- 
HCl-H2 at reduced pressure and temperatures between 800 ° C and IOOO 0C. 
Other systems such as silicon-iodine 144 and silicon-bromine have also been 
used. Most researchers introduce the etching and growth species into the reac­
tion chamber simultaneously to maintain selectivity. Others have worked on 
schemes employing repeated growth and etch cycles of short duration, making 
use of the induction time of nucleation on SiO2 which is in the order of 20 
seconds.82
The first problem encountered in developing a working selective epitaxial 
deposition process is that of the mask material degradation by the in situ pre­
clean cycle typically employed in non-selective epitaxy. A pure silicon surface
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is very reactive and almost instantly forms compounds when exposed to gases 
in the atmosphere even at room temperature. The occuring reactions typically 
result in a thin "native" oxide layer, or in the presence of reactive carbon con­
taining species, in silicon carbon compounds. The crystalline perfection of an 
epitaxial layer strongly depends on that of the starting substrate surface. Resi­
dual native oxide or carbon on the growth surface would lead to high defect 
density epitaxial material. To remove the native oxide layer and possibly car­
bon an in situ high temperature bake of a few minutes duration in hydrogen 
usually precedes the epitaxial deposition. The native oxide is removed by the 
reaction
SiO2 +  S i 2SiO(v) (2.25)
in the presence of low partial pressures of oxygen and water vapor and high 
temperatures. The removal of carbon is more difficult, and temperatures in 
excess of 1200 ° C are required. 145 The same mechanism that helps in remov­
ing native oxide can also attack the masking oxide in selective epitaxy. This 
was indeed observed146,447 as an undercutting of the masking oxide close to 
the seed area as shown in Fig. 2.20. The amount of undercut is a function of 
time and temperature as depicted in Fig. 2.21. It is therefore mandatory to 
keep temperatures during the entire epitaxy cycle, including the preclean 
period, below about 1000 ° G. This precludes the removal of carbide from the 
silicon surface. Special wet chemical cleaning procedures have therefore been 
developed to obtain a clean silicon surface prior to the deposition cycle by 
researchers working on silicon molecular beam epitaxy where problems are 
similar. 148 Usually, carbon is removed by organic and inorganic solvents. 
Then a thin (I nm) oxide is repeatedly chemically grown and removed, for 
instance in boiling HNO3 solution, resulting in a very clean native oxide layer. 
This native oxide layer is decorated at its active sites with unstable adsor- 
bants, such as Cl atoms, before carbon atoms are adsorbed. The Cl atoms 
desorb easily at temperatures below which the native oxide film is etched 
away, thereby effectively protecting the silicon surface from carbon contami­
nation on its way to the reactor chamber. The oxide can be removed prior to 
the growth in situ at temperatures down to 8500 C in a hydrogen ambient, At 
these ‘temperatures the undercut process is so slow that it does not pose a 
problem for VLSI with minimum dimensions around I /un.
.The addition of HCl to the growth ambient leads to a change in growth 
rate of the {lOO} planes relative to the {l 10} planes.149 The anisotropic 
growth rates cause a distinct facet formation which was investigated among
- :
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Figure 2.20: Undercutting of the Si02/Si interface at IlSO 0C during a eon
ventional in situ preclean in H2 at 50 Torr226
1/T (x10*4)
Figure 2.21: Arrhenius plot of undercutting length for preclean in H2 at 50
Torr226
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others by Ishitani et al. and DrowIey et ai. 150,151 -Ji0 minimize facet forma­
tion, growth is devised to proceed from a (100) wafer surface where the mask­
ing oxide pattern should be aligned to the <100> directions. As deposition is 
carried out at lower temperatures less HCl is needed to maintain selectivity. 
The same is true for wafers where masking oxide coverage is small. Then very 
little facet formation and good epi-Si surface planarity can be obtained 
without compromising selectivity and crystalline quality.
The quality of the epitaxial material is also related to the orientation of 
the seed sidewall oxides and the substrate surface orientation.43’85,152 In gen­
eral, it was found that along <100> oriented sidewalls the occurence of stack­
ing faults in the selectively grown epitaxial layer is minimized. Furthermore, 
growth from (100) substrates is of higher quality than that from .(ill) sub­
strates. It is believed that stacking faults are generated as a strain relief 
mechanism. For seed window side walls along a <100> direction on a (100) 
substrate, the directions along which dislocations can be easily nucleated do 
not coincide with the lines of high internal stress. Shear strain measurements 
on ELO material showed that samples with high stacking fault densities had 
almost undetectable strains while those that where free of stacking faults exhi­
bited considerable shear strains. The strains were probably generated from 
thermal gradients during cooling or from differences in the thermal coefficients 
of expansion between silicon and the overgrown SiO2.
Initial attempts to employ SEG for the fabrication of CMOS circuits 
detected a problem where "edge" diodes, those that were at least in part 
defined by the SEG/masking oxide interface, exhibited increased leakage com­
pared to "edgeless" diodes, those that did not touch the SEG/oxide interface. 
42 The high leakage currents were related to crystalline defects at the inter­
face, 153 but the exact nature of the problem was not understood. Prior to 
this study, there hadn’t  been any investigations regarding Si/Si02 interfaces 
that were not generated by the thermal oxidation of silicon but rather by the 
epitaxial overgrowth of silicon over the oxide. Some researchers observed a 
reduction in leakage currents when epitaxial depositions were carried out at 
lower temperatures.
If the film is grown longer than necessary to fill the Void created by the 
etching of the SiO2 mask it will not only grow vertically but horizontally as 
well, forming an SOI structure. It was initially believed that it would be pos­
sible to achieve higher horizontal growth rates than vertical ones, or in other 
words, to obtain aspect ratios of much greater than one. It was assumed that 
the enhanced diffusion of adatoms on the mask material close to the seed area
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towards the laterally growing surface would increase the amount of Si avail­
able for growth there as compared to that available to the top surface. This 
expectation has not become a reality despite reports of aspect ratios between 
6:1 to 1000:1.154 Results reporting high aspects ratios should be carefully re- 
examined since there is a possibility that the thin masking oxides that were 
necessary to achieve such ratios were degraded during the prebake preceding 
the epitaxial growth, thereby enlarging the seed area.
Jastrzebski et al. investigated and compared devices build in ELO 
material, SEG, and bulk silicon. 155 They determined that minority carrier 
lifetimes and mobilities were comparable between SEG and ELO material, i.e. 
that the quality of the silicon as it grows over the oxide does not deteriorate. 
Bulk control devices however exhibited characteristics that were significantly 
better than that of devices build in epitaxial silicon, as shown in Table 2.
Table 2
Summary pf device and material properties155
, . Hole Mobility N-Regfon Lifetime P-Region Lifetime
Bulk Control 200 cm2/ Vs 315 /xs 50 /xs
Homoepitaxy 170 cm2 /Vs 50-100 x̂s I /XS
20 jum ELO 160 cm2 /Vs 10-20 /xs I /XS
6 /xm ELO 180 cm2/ Vs 5-15/xs ’ . '''' - :
Recently Liu156 did a similar study, comparing the performance of MOS 
transistors build in ELO material and the SEG material directly above the 
seed region. He grew silicon selectively from seed windows, spaced 10 jxm 
apart, such that the growth fronts merged, resulting in a planar overall sur­
face everywhere. This was done in a radiant heated barrel reactor at 900 ’ C 
and 50 Torr and an HC1/DCS ratio of 2. The thickness of the buried oxide 
stripes was 400 nm. About 8 /xm of vertical growth was required to obtain a 
planar surface, which was then etched back to about I /xm by plasma etching. 
After the plasma etch the film was further thinned to about 0.6 /xm by wet 
etching to remove plasma damage. A row of discrete NMOS transistors of 
various sizes was built on the SEG seed region, and comparable transistors 
were built on the ELO region above the oxide stripes. Both types of transis­
tors exhibited a channel mobility of 410 cm2/V-sec. The subthreshold slope
5s-;
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and breakdown voltages were 120 mV/dec and 8.1-8.3 Volts, respectively, for 
both types of transistors. This demonstrated that the electrical properties of 
SOI by ELO were about the same as the ones of the SEG bulk region.
2.7 Summary
In this chapter material pertinent to the thesis work has been reviewed. It 
was demonstrated that many basic CMOS circuits contain inverter-like struc­
tures as their basic building blocks. Furthermore, some examples were given 
where a good understanding between circuit demands and technological possi­
bilities were imperative. The proposed new 3-D technology includes stacked 
transistor inverters as a basic structure and lends itself for applications such as 
SRAMs, CAMs and clocked CMOS.
Basic issues in CMOS technology were reviewed as they are important in 
the development of a new process. Emphasis was placed on device isolation 
concepts since this is a problem that becomes increasingly more important 
with shrinking device dimensions.
SOI technologies were shown to provide a remedy for most of the 
difficulties with which conventional planar processes are plagued today. So far 
however, most SOI technologies introduce new problems that ,are not easily 
overcome.
Selective epitaxial growth and epitaxial lateral overgrowth were intro­
duced as new concepts to fabricate SOI structures and provide device isola­
tion. Principles of silicon epitaxy were reviewed, as well as some more 
involved issues concerning modeling of epitaxial processes and practical con­
siderations in the application of SEC and ELO.
Most of the material presented in this chapter served as background 
knowledge for the design of the new 3-D MOS process which will be described 
in the following sections.
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CHAPTER 3
PROCESS DEVELOPMENT I: TEST STRUCTURES
3.1 Introduction .
The ultimate objective of this project was to develop a three-dimensional 
CMOS technology in which PMOS and NMOS transistors were stacked above 
each other, sharing the same polysilicon gate. The required second silicon 
active device layer was to be grown on top of SiOg by ELO.
This technology contained many new and unproven steps compared to 
conventional VLSI silicon processing. For that reason, each of the new process­
ing steps had to be developed and investigated separately, and then optimized 
to fit into the process as a whole. Once the single steps were developed, dev­
ices were fabricated and evaluated. Measurement results from these devices 
were employed to refine the fabrication process. When good device charac­
teristics are obtained circuits can be fabricated to evaluate the potential of a 
new technology for VLSI applications. In our laboratory, the complexity of the 
circuits built was however limited by yield and environment induced defects 
during processing. For that reason the most complex structure attempted to 
be fabricated in this study was a stacked 3-D PMOS transistor.
The development of a new technology has to proceed from process design 
to device fabrication to circuit fabrication. In the following sections the test 
structures used for this work will be described and the mask layout for their 
fabrication will be discussed.
3.2 3-D CMOS Process Flow
The proposed three-dimensional shared gate stacked CMOS inverter 
is shown in Fig. 3.1. The fabrication sequence begins with the implementation 
of the standard bottom (NMOS) transistor. Since aspect ratios of much 




Figure 3.1: Proposed 3-D CMOS inverter cross section
transistor has to be as small as possible to facilitate planarization of the ELO 
structure to be grown over the gate. The amount of vertical growth can be 
estimated from gate polysilicon thickness, minimum required spacing between 
seed hole and gate, and minimum required overgrowth over the gate on the 
side opposite to the seed hole.
In the Purdue solid state laboratory a misalignment of I [aid. between suc- 
cesive layers was considered the best that could be done on a routine basis. 
The limits of UV lithography in this laboratory were determined to be 
between 2 pm  and 3 pm, mostly due to the lack of a highly stable, controlled 
environment. Thus a total vertical growth of (2(1 pm  misalignment) -I- 0.1 pm  
gate oxide -H 0.4 pm  polysilicon -H 3 pm  gate length -H 2 pm  overgrowth 
beyond the polygate) 7.5 pm  was needed to completely overgrow the oxidized 
gate and to leave some room on the side opposite of the seed hole, to allow for 
the implementation of the stacked PMOS transistor source region.
After the formation of the NMOS transistor, the polysilicon gate is ther­
mally oxidized. The seed holes are opened in the drain region of the NMOS 
transistor and epitaxial growth is carried out. The resulting ELO island, which 
is about 7.5 pm  high, has then to be planarized back to a height of about 0.5 
pm  above the poly gate top surface. Subsequently a threshold voltage
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adjustment for the top device and the source and drain implant are per­
formed. An insulating oxide layer is deposited and contacts are opened. 
Finally metal interconnects are formed. The process flow is as follows:
1. 0.8 fm i field oxidation
2. Activeaream askingandetching
3. NMOS gate oxidation (100 nm)
4. 300 nm polysilicon deposition and then the phosphorus doping
5. Polysilicon masking and etching
6. NMOS arsenic source and drain implant
7. Polysilicon thin (100 nm) oxidation
8. Seed window opening and 7.5 ixm selective epitaxial growth
9. Overgrowthplanarization
10. PMOS threshold voltage adjust implant
11. PMOS boron source and drain implants
12. Plasma oxide coverage
13. Contact opening 
13. Metallization
The major steps of the process are sketched in Fig. 3.2.
Since the first processing steps are for the fabrication of the conventional
NMOS bottom device only, this part was omitted during the development
work and a revised fabrication scheme was used to create a 3-D stacked capa- 
., r 'citor:
1. 0.8 /zm field oxidation
2. Heavyphosphorusimplanttoassureaccum ulation
3. 1.5 (Am polysilicon deposition and phosphorus doping
4. Polysilicon masking and reactive ion etching
5. Polysilicon thin (100 nm) oxidation
6. Seed window opening and 7.5 fxm selective epitaxial growth
7. Blanket epitaxial Si phosphorus implant
8. Contact implant anneal and oxidation
9. Contact opening
10. Metallization
This revised process resulted in a structure equivalent to the 3-D CMOS 
inverter except for the source and drain implants. It facilitated the investiga­
tion of the novel interface generated by the epitaxial lateral growth of silicon 
over oxidized polysilicon gates. The electrical characteristics of that interface 
were considered crucial with regard to the performance of the stacked (PMOS)
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Figure 3.2: 3-D CMOS process flow
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transistor. The PMOS transistor was later fabricated by extending the above 
process sequence by planarization and source and drain implants.
3.3 Test Device Structures
Examining the three-dimensional CMOS inverter (Fig. 3.1) and the fabri­
cation process sequence it can be seen that many steps are required that are 
not part of conventional processing:
1. The fabrication of the top transistor gate oxide by oxidizing the 
polycrystalline silicon gate.
2. The ELO to create a second active device layer covering the oxidized 
polysilicon gate.
3. The fabrication of the ELO/polyoxide/ polysilicon interface with 
• good electrical characteristics by growing silicon on oxide, instead of
oxidizing silicon.
4. The planarization of the ELO from a height of about 8 {J.m down to 
I /xm with good uniformity over an entire wafer area.
5. The fabrication of the top PMOS transistor by implanting source
and drain regions into the planarized ELO.
- . . .  -
6. The integration of all of the above steps into a conventional NMOS 
process to create the stacked inverter without the introduction of 
unwanted interactions.
To develop each of the new processing steps two mask sets were designed: 
one dedicated to the investigation of ELO growth and ELO planarization, and 
the other for device development. The following section will describe the ELO 
and planarization mask set. Thereafter the structures designed for device 
development and the associated mask will be presented.
3.3.1 ELO Growth and Planarization
Selective epitaxial growth and epitaxial lateral overgrowth are relatively 
new processing methods that had just recently been established in the Purdue 
laboratory. The prime concern in epitaxial growth is good growth rate unifor­
mity over a wafer and from wafer to wafer, good morphology of the material 
grown, and crystalline perfection of the deposited silicon. In SEG and ELO 
there is additional concern regarding the selectivity of growth and the aspect 
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Figure 3.3: Epitaxy and planarization test mask
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been reports in the literature that aspect ratios can be as high as 1000:1,154 it 
is generally believed that ratios close to one are more realistic for the growth 
of device quality material. Equal growth rates in vertical and horizontal direc­
tions were found during the initial stage of this investigation, and no further 
effort was expended to achieve aspect ratios in excess of one.
It has been established that there exist local loading effects 80 where 
growth rates on a wafer or a certain wafer area depend on the ratio of exposed 
to masked silicon. Furthermore, because of the low aspect ratios a planariza­
tion procedure had to be developed to obtain 7 [Am lateral overgrowth of I pm  
thick silicon. An enlarged reproduction of the mask that was designed for the 
investigation of local loading during ELO, growth uniformity during ELO, and 
the planarization of structures of different width and spacing as well as the 
accurate profile measurement of the structures is shown in Fig. 3.3. This mask 
contains various arrays of lines with different width and spacing. In general 
the amount of planarization or step reduction is a function of these two 
parameters. Four different spacings were available, 20 pm, 30 pm, 40 pm, and 
280 pm. For the first 3 spacings there were 4 lines each for 5 different line 
widths, namely 5 pm, 10 /./m, 15 pm, 20 pm, and 30 pm. All lines were 20 pm  
long to facilitate profile measurements. The chosen values for spacing and 
widths resemble those that would be used in real devices. A grid structure of 3 
pm  by 10 pm  dots was also included to simulate an array of actual devices.
The mask provided a second level for active area so that it was possible 
to check the dependence of planarization on recessed epitaxial growth. For 
that purpose there were 5 pm  lines embedded in the middle of 10/zm, 20 pm, 
30 pm, 40 pm, 50 pm, 100 pm, 150 pm, and 200 pm  active areas.
3.3.2 Electronic Device Structures
The fabrication of electronic devices involves many processing steps. A 
mask set suitable for the development of a process has to allow for structures 
by which each processing step can be evaluated and optimized independently. 
It must be possible to characterize each film of material with regard to the 
properties that are important for its function in device structures. In particu­
lar, the sheet resistance and thickness of doped regions, polysilicon films, and 
epitaxial films have to be measurable. Contact resistance as a function of con­
tact -window size, metal step coverage, field oxide thickness and field oxide 
threshold voltage, gate oxide threshold voltage and thickness, and polysilicon 
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Figure 3.5: 3-D capacitor electrical equivalent
57
measurements there exist simple standard test structures which will not be 
further discussed here.
Devices are created by forming junctions or interfaces between materials 
of different composition. The quality of these junctions and interfaces often­
times determines the performance of the electronic device they constitute. For 
MOS transistors, the interface between the insulator and the bulk silicon in 
which a modulated conducting channel is formed is of prime importance. Its 
properties determine gain, stability with regard to temperature and gate bias, 
Iifetime, and noise sensitivity of the device.
Hence, the second stage in process design, after having developed a suit­
able procedure to selectively deposit epitaxial films, polysilicon films, and 
polysilicon oxide films, was the fabrication and evaluation of the 
EL O/polyoxide/polysilicon interface. To investigate these interfaces the MOS 
capacitor is one of the simplest and most powerful tools. MOS capacitors for 
material and interface evaluation purposes are usually planar structures 
formed by deposition of gate material on top of an insulator which in turn is 
on top of the silicon substrate. Since in this study an interface had to be 
characterized that was formed by growing a "substrate" laterally over an insu­
lator, which in turn buried a gate electrode, different considerations applied in 
designing a suitable test structure.
Desired Doping
i o “  IO 17 10
Doping
Figure 3.6: Threshold voltage as a function of doping density
First it has to be noted that it is very difficult to create a truly insulated 
single crystalline silicon layer on top of an amorphous insulator by epitaxial 
lateral overgrowth. Since the epitaxial growth proceeds from a seed, there is 
an electrical and physical connection between the wafer substrate and the epi­
taxial lateral overgrowth. The aspect ratio is generally about one, and thus it 
is not practical to create structures that grow more than about 10 p,m. 
Although in principle it would be possible to remove the epitaxial silicon in 
the seed area, thereby forming true silicon-on-insulator, it is very difficult to 
etch anisotropically through a 10 fxm layer of silicon. If reactive ion etching 
(RIE) was to be employed, a suitable masking material would have to be 
found which could withstand the necessary extensive etching times. There is 
also reason to believe that extensive RIE would alter the electronic, properties 
of the interface.157 Because of these difficulties, and since no suitable RIE sys- 
tern was available at the' Purdue Laboratory, a different approach was taken
where true insulation of the ELO whs not necessary for the extraction of the
• ?; ' • .
ELO/polyoxide/poly interface characteristics.
The structure chosen as the test vehicle is shown in Fig. 3.4. Polysilicon is 
deposited over a thick field oxide, oxidized to form the top insulator, and then 
a seed window is cut into the field oxide close to the polysilicon gate. The sub­
sequent epitaxial lateral overgrowth buries the oxidized polysilicon gate and 
forms an upside-down MOS capacitor. A simple electrical equivalent circuit of 
the entire structure is given in Fig. 3.5. Only the capacitor Celo formed by 
the ELO and the oxidized polysilicon gate is of interest. However, the capaci­
tance that can be measured consists of the sum of Celo > the capacitance 
between the polysilicon gate and the wafer substrate (Csubstrate)? and the capa­
citance between the metal pad and the substrate (Cpa<j).
To reliably extract Celo from the total capacitance, the bottom capaci­
tance was held small by means of a thick field oxide, and the threshold vol­
tages of the bottom devices were fixed such that these devices were always in 
accumulation for any bias voltage of interest (see Fig. 3.6).
The test mask also included stacked PMOS transistors structurally simi­
lar to the ELO capacitor, but with source and drain implants into the planar­
ized ELO material. To evaluate the NMOS part of the process, NMOS transis­
tors with varying width to length ratios were provided. Both PMOS and 
NMOS transistors were integrated to form the proposed 3-D CMOS inverter 




Figure 3.7: 3-D capacitor mask layout
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Figure 3.8: PMOS stacked transistor layout
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Figure 3.10: CAM circuit diagram
Figure 3.11: Djoiamic CAM mask layout
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Figure 3.12: Electronic device characterization mask
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3.4 Process Simulation
The fabrication of complex electronic devices is a long and expensive pro­
cess. Process simulation programs can help in designing an initial set of 
implant doses, diffusion and oxidation times, and temperatures, with almost 
instant feed back to the design engineer. In later stages of the process develop­
ment, simulations can be used to investigate the influence of parameter 
changes made in the fabrication sequence. Although the accuracy of the simu­
lations is at most as accurate as the equipment dependent parameters that are 
put into the simulation input deck, they can nonetheless provide valuable 
information in the understanding of interactions between different processing 
steps. The process simulator SUPREM III158 was used in this work to first 
investigate the simple 3-D capacitor as shown in Fig. 3.4, and then to develop 
a set of parameters for the fabrication of the 3-D CMOS inverter as shown in 
Fig. 3.1. ■
3.4.1 3-D Capacitor Simulation
For the fabrication of the 3-D capacitor the only impurities intentionally 
introduced into the wafer were phosphorus and arsenic. It was mentioned that 
selective epitaxy grown on (100) substrates had superior qualities compared to 
growth from ( i l l )  wafers. Therefore the wafer starting material chosen was 
(100) oriented phosphorus doped silicon, with an approximate dopant concen­
tration of Np =  IO14Cm-3 . To obtain a large negative threshold voltage for 
the poly/field oxide/substrate capacitor a threshold adjust implant was per­
formed prior to the field oxidation after which the dopant concentration at the 
field oxide/substrate interface was about Np =  IO19cm-3. According to Fig.
3.6 this resulted in a threshold voltage of less than -30V.
Following the polysilicon deposition, implantation, and thermal oxidation 
there were additional impurities pushed close to the field oxide/silicon bulk 
interface, since the segregation coefficients for arsenic and phosphorus are 
greater than one and diffusion coefficients for these dopants through oxide are 
small, as shown in Fig. 3.13 and Fig. 3.14. Three different temperatures were 
simulated for the selective epitaxial growth: 860 0 C, 9000 C, and SSO0C. It 
was taken into account that growth rates and hence deposition times were 
different for the different temperatures. For instance, at 8600 C, 7//m of 
growth would require 70 minutes of deposition, while at 950" C less than half 
that time was sufficient. The total concentration of active impurities after the 




Figure 3.13: Simulation of 3-D capacitor, polysilicon after P-implant
Depth [pm]
Figure 3.14: Simulation of 3-D capacitor, polysilicon after oxidation
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Figure 3.15: Simulation of 3-D capacitor, 860 0 C ELO before contact anneal





Simulation of 3-D capacitor, 900 * C ELO before contact anneal
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5.9xl015cm~3, 6.5xl015cm' 3, and 8.8xl015cm-3 for epitaxial deposition at 
860 0 C, 9000 C, and 950 ° C, respectively. It was therefore concluded that 
deposition temperature had no significant impact on dopant outdiffusion near 
the polyoxide/ELO interface. This is also evident from the following con­
sideration: The diffusion coefficients for the impurities boron, arsenic, and 
phosphorus have activation energies of about 4 eV. This means that diffusion 
at 850 ° C is about 30 times slower than at 950 ° C. However, in expressions for 
junction depths the square root of the diffusivity is usually the dominating 
term. This value of about 5 is close to the factor of 4 which is observed for the 
ratio of maximum selective growth rates at 950 ° C and 850 0 C. The lower 
growth rates at smaller temperatures require longer deposition times to obtain 
the same amount of growth. Thus the smaller diffusivities are compensated for 
in part by the longer epitaxial growth times.
The dopant distribution throughout the structure changes significantly 
following a high temperature anneal step as shown in Fig* 3.19. After 10 
minutes at 1000 ° C the interface dopant concentration has increased to 
1.3xl016cm-3 .
3.4.2 3-D CMOS Inverter Simulation
The three-dimensional shared gate CMOS inverter can be derived from 
the 3-D capacitor by changing the substrate to p-type, providing a thin gate 
oxide for the bottom device, and by implanting source and drain regions. The 
associated processing steps were simulated numerically. Figures 3.20 to 3.23 
show the resulting dopant profiles for the four cross sections X l to X4 as 
sketched in Fig. 3.1. The field oxide was grown to 0.8 fxm thickness and the 
substrate doped to about 1016cm~3 at the interface. The high dopant concen­
tration at the field oxide surface that can be seen in Fig. 3.20 stems from the 
(boron) stacked transistor source/drain and contact implant.
The arsenic implanted source/drain regions for the bottom (NMOS) dev­
ice are about 0.7 jtim deep (Fig, 3.21). This is more than would be desired for a 
3 fxm technology where typical values are in the range of 0.2 ptm to 0.3 fan. 
The deep drive-in occurs mostly during the selective epitaxial growth and the 
stacked (PMOS) transistor source/drain drive-in. This dopant redistribution is 
an area of concern in designing sub-micron SEG processes.
The cross section of the shared drain region shows some outdiffusion of 
the arsenic drain into the SEG silicon (Fig. 3.22). The stacked (PMOS) 
transistor boron implanted drain reaches down to the arsenic implanted
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bottom (NMOS) transistor drain, forming a p+/n + diode about 0.7 /im from 
the top transistor surface. This diode can be useful in some circuits specifically- 
designed around this process.
For the CMOS inverter, the gate oxide thickness was reduced to 50 nm, 
as is typical for a 3 fxm process. This leads to some problems at the stacked 
transistor electronic interface due to outdiffusion of phosphorus out of the 
heavily doped polysilicon gate, as shown in Fig. 3.23. The peak dopant density 
directly at the interface was about 1018cm-3 which would lead to a large 
threshold voltage. By counterdoping with boron it was possible to reduce the 
net active dopant concentration to the IO16cm-3 range.
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Figure 3.20: Simulation of 3-D CMOS inverter, field oxide region
Depth [pm]
Figure 3.21: S i T n n l a t i o n  of 3-D CMOS inverter, source/drain region
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Figure 3.22: Simulation of 3-D CMOS inverter, common drain (SEG) region
Depth [pm]
Figure 3.23: Simulation of 3-D CMOS inverter, gate/ELO region
72
C H A PT E R  4
PR O C E SS D E V E LO PM EN T  H: E X PE R IM E N T A L
4.1 In tro d u c tio n
Since device fabrication works with systems that are complex and cannot 
easily be described by mathematical means the introduction of new processing 
steps is by nature empirical. New process technologies have a higher probabil­
ity of being successful if many of its steps have been proven elsewhere. In 
designing new processes, one has to concentrate on single steps and find cri­
teria and methods by which the results of that step can be evaluated. Finally, 
all of the building blocks can be assembled to fabricate the intended new dev­
ice structure.
The process technology developed in this work contained many pro­
cedures that are not part of established VLSI processing sequences. These 
steps have been identified in the previous chapter. This chapter deals with the 
experimental procedures employed to obtain a set of fabrication methods to 
build the 3-dimensional structures by ELO as discussed before. Four main 
areas of research were covered:
1. The fabrication of a reliable, high dielectric strength polysilicon oxide 
by thermal oxidation
2. The selective growth of epitaxial silicon films at low temperatures
3. The exploration of the parameter space for epitaxial depositions in the 
Purdue Solid State Laboratory epitaxy reactor
4. The investigation of the new interface created by the lateral epitaxial 
overgrowth of oxidized polysilicon.
Furthermore, to fabricate the 3-D CMOS inverter or 3-D PMOS stacked 
transistor a planarization scheme had to be developed.
4.2 Polysilicon
Poly crystalline silicon has been used in semiconductor manufacturing for 
over two decades. I t’s importance as gate and interconnect material for MOS 
processes has recently been complemented by applications in bipolar processes 
as well. Polycrystalline silicon played a key role in the development of high 
density, complex structure MOS devices. It allowed for the fabrication of self- 
aligned transistors, greatly reducing parasitics and increasing circuit density. 
More complex structures than were previously possible with metal gate elec­
trodes were developed because polycrystalline silicon was compatible with 
common high-temperature silicon processing and could be conformally depo­
sited over severe topography. In this section some of the more'im portant 
aspects of polysilicon deposition, doping, and oxidation are reviewed, as far as 
it concerns the fabrication of state-of-the-art MOS devices.
Polycrystalline silicon is commonly deposited in a reactor operating at 
low pressures in the range of 100 mTorr. The deposition takes place by 
decomposition of a silicon-containing gas at the heated wafer surfaces. Silane 
is the most widely used source gas and pyrolyzes at high enough temperatures 
according to
SiH4 (g) — Si(s) +  2H2(g) (4.1)
The depositions are usually carried out at temperatures between 580° C and 
650 ° C. At lower temperatures deposition, rates become unpractically small 
while at higher deposition rates and in regular commercial reactor systems 
homogeneous (gas phase) reactions occur, resulting in a loosely adhering film 
and bad deposition uniformity. Also, as temperature is increased above 650 ° C 
film surfaces become very rough. Deposition rates depend on the temperature 
as shown in Fig. 4.1 and the silane partial pressure. Since depletion of the 
source gas occurs as the gas moves down the tube over the wafers, a tempera­
ture profile has to be set such that uniform deposition is achieved from the 
wafers closest to the gas inlet to the wafers closest to the outlet. The tempera­
ture profile may have to be ramped by as much as 30 0 G, thereby unfor­
tunately also changing some of the polysilicon characteristics which are sensi­
tive to deposition temperature.
The in situ doping of polysilicon is possible but can change the deposi­
tion rate. Boron doping increases the deposition rate while arsenic and phos­
phorus doping decreases it (see Fig. 4.2). The in situ doping of polysilicon has 





Silane t Iou rate  ■ 50 SCce
Deposition jjp .. 
Rate
(A^ain)
1 3 0 - -
• /  /
Teoperature (degrees O
Figure 4.1: Polysilicon growth rate as a function of temperature227
OCMNT/SILANE
Figure 4.2: Polysilicon growth rate as a function of doping74
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over a wafer and from wafer to wafer.
The fabrication of good quality SiO2 layers on top of polysilicon is essen­
tial for the fabrication of stacked gate structures. Such configurations were 
first used for EPROMs and EEPROMs.159' 1®2 Oxides grown thermally on 
polysilicon exhibit breakdown characteristics that are considerably worse than 
that of oxides grown on single crystalline substrates. While thermally grown 
oxides on substrates typically have breakdown field strengths of about 8 
MV/cm, oxides on polysilicon may break down at 2 to 4 MV/cm. This causes 
problems in scaling processes that rely on polysilicon oxides as a gate dielec­
tric.
One of the most extensive studies of the oxidation of polycrystalline sili­
con was done by E.A. Irene 163 et al.. They found that the polyoxide was not 
uniformly thick, with thinner oxide near to the previous polysilicon grain 
boundaries. They determined that intergranulary oxidation occured and led to 
an increase in surface roughness. When the polysilicon was doped with phos­
phorus prior to oxidation the surface was smoother than that of oxide on 
undoped films, and stress in the polysilicon film was significantly reduced. 
This was attributed to the enhanced mass flow of silicon in the presence of 
phosphorus.
High conductivity in polyoxides was first reported by DiMaria and 
Kerr.1®4 The relationship between enhanced conductivity in polyoxides and 
surface asperities and oxide thickness undulations was then established by 
Anderson and Kerr.1®5 This understanding led to the development of methods 
that aimed at the fabrication of polyoxides with few and shallow asperities. It 
has been demonstrated 166 that one can increase the quality of the oxide by 
oxidizing a layer of amorphous silicon instead of polycrystalline silicon. The 
small grain size prior to oxidation results in rapid recrystallization during the 
first few moments at the elevated temperature of the oxidation cycle. The sur­
face however remains smooth, with roughness in the order of the small cluster 
size of the amorphous silicon. Shinada 167 et al. studied the breakdown field 
dependence on the phosphorus concentration in the polycrystalline film and 
demonstrated an increase in the critical field with a pre-oxidation anneal. One 
of the highest strength polyoxides were reported by AJvi 168 et al.. They 
employed rapid thermal processing for the growth of polyoxide films.
While there is general consent that the critical electric field depends on 
the doping concentration in the polysilicon prior to oxidation, the optimum 
values vary depending on the kind of processing used. Shinada 167 et al.
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found their highest strength oxide at a phosphorus concentration of 6 x 
1020cm 3 while A lvi168 et al. found a peak at 1.4 x 1020cm-3 , independent of 
dopant species, by employing rapid thermal processing. All authors found that 
oxidation at higher temperatures, above IlOO0 C, yields higher critical electric 
fields. They attributed this to a partial reflow of matter at the surface as well 
as operation under diffusion-limited conditions that reduce the influence of 
crystal grain orientation dependence on the oxidation rate.
In this study experiments were conducted to investigate the breakdown 
electrical field strength of oxidized polysilicon with regard to dopant type, 
doping density, and polysilicon deposition temperature in our laboratory. No 
differences were observed between arsenic and phosphorus doped poly. For a 
doping concentration of 7 x TO20Cm-3, critical electric fields of about 4 
MV/cm were measured, (from I-V characteristics of Fig. 5.7). This field was 
estimated from the voltage at which the current density reached I nA/mm2 
divided by the measured thickness of the oxide. The resulting poly sheet resis­
tance was about 50 fi/O and thereby suited for circuit applications.
" ; ' - ■ ■ ' . Ar:. ' ' .
4.3 O xide D egradation  D uring SEG
In SOI by ELO, the polysilicon gate oxide of the top device functions at 
the same time as the masking oxide. The integrity of this thin oxide is essen­
tial for the fabrication of the stacked shared gate structures as illustrated in 
Fig. 3.1.
Investigations of the effect of post-oxidation anneals (POA) on the break­
down characteristics of thin, thermally grown oxides showed that a consider­
able number of oxide defects can be induced when the anneal is carried out in 
an oxygen free or oxygen deficient ambient.169’170 Such conditions can exist in 
epitaxial reactor systems, where the amount of residual water vapor and oxy­
gen has to be minimized to obtain material of good crystalline quality. Initial 
experiments with polyoxides exposed to selective epitaxial growth ambients at 
9500 C showed that oxides less than about 150 nm thick had extremely small 
breakdown fields, as shown in Table 3. In an additional experiment the same 
basic behaviour was observed for oxides on bulk substrates. This prompted a 
systematic study to understand the mechanism of this oxide deterioration and 
to find a solution so that work towards fabrication of a three-dimensional 
stacked device could continue.
In this study the effect of H2, H2-HGl, and SiCl2H2-HCl-H2 ambients at 
950° C and 150 Torr, conditions typical for SEG, on the electrical breakdown
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T ab le  3
Polyoxide leakage at 5V Bias after 40 min. exposure to SEG ambient at 
950 ° C and 150 Torr.
Oxide Thickness Leakage
40 nm 2.6 mA/cm2
60 nm 1.8 mA/cm2
100 nm 2.3 mA/cm2
200 nm 49 pA/cm2
characteristics of thin, thermally grown oxides was investigated. Metal-oxide- 
semiconductor capacitors were built on 100 fi-cm, n-type <100>-oriented sili­
con wafers. The wafers were cleaned in solutions of hot H2SO4 - H2O2 and 
buffered HF and then oxidized in dry O2 at 1100 ° C to form oxides from 60 to 
120 nm thick. Oxide thicknesses were measured by ellipsometry. The wafers 
were divided into four groups, each group containing oxides of nominal 60 nm, 
80 nm, 100 nm, and 120 nm thickness. To investigate the effect of the various 
gas components of the ambient used in SEG, these groups were subjected to 
different processing steps.
The first set of four (group I) was metallized with a layer of less than 300 
nm of Al-Si in a sputtering system, patterned, and annealed at 450° C in dry 
N2 for 20 minutes. These wafers served as a standard against which the other 
wafers were compared.
The second set of wafers (group II) was placed into an inductively heated, 
pancake type epitaxy reactor. The temperature was ramped to 900 °C, with 
H2 as the only gas introduced into the reaction chamber. After a 5 minute 
bake at 900° C at atmospheric pressure, the temperature was raised to 950 ° C 
and the chamber pressure lowered to 150 Torr. H2 was still the only gas intro­
duced into the chamber. The wafers were subjected to these conditions for 20 
minutes, after which they were taken out of the reactor. The wafers were 
metallized, patterned, and annealed as described for the control set (group I).
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The third group of wafers (group III) was subjected to the same pro­
cedure as the second group, with the exception that HCl was introduced into 
the chamber in addition to the H2 during the 20 minute bake at 950 ° C at 150 
Torr. The HCl partial pressure was about 3 Torr. These wafers were also 
metallized, patterned, and annealed.
The fourth set of wafers (group IV) was placed into the epitaxy reactor 
and a complete selective epitaxy run was carried out. The epitaxy cycle con­
sisted of an in situ 5 minute H2 bake at 900 ° C at atmospheric pressure. Then 
the temperature was ramped to 950 ° C and the pressure lowered to 150 Torr. 
HCl and SiCl2H2 (DCS) were added as reactant gases. The partial pressures of 
these gases were in the order of I Torr. All runs were carried but for 20 
minutes such that no polysilicon nucleated on the oxide surface. After the epi­
taxy the wafers were metallized, patterned, and annealed as described above.
Some wafers were prepared at Harris Semiconductor, Applied Materials, 
and at the Institut fur Mikroelektronik for control purposes. They were sub­
jected to the same conditions as were the four groups already mentioned, with
' ' - . . • V. • •
the exception that radiant heated barrel reactors were employed to perform 
the epitaxy.
For all our runs, the water vapor content in the H2 carrier gas was below 
I ppm. Temperatures were measured with an optical pyrometer and corrected 
for both the emissivity of the substrates and the absorption in the bell jar 
glass windows.
The breakdown field distribution for each wafer was acquired by stressing 
the test capacitors with a stair case current ramp and detecting the voltage at 
which irreversible breakdown of the oxide took place.171,172 To compute the 
field, the voltage was divided by the respective oxide thickness. The test dev­
ice was a rectangular capacitor with an area of 9xl0-4cm2. Each wafer con­
tained 150 of these capacitors. The oxide quality was expressed in terms of the 
two statistical parameters, E the average breakdown field, and the defect den­
sity D given by the following relations 173*175
I N
E =  N  E E i 
■ i=l
(4.2)
D =  —-EjnY 
A
(4.3)
where A is the gate electrode area and Y is the fraction of devices with break­
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Figure 4.3: Yield by processing group for oxides of different thickness
Poisson distribution (4.3) were within 5% of those calculated by the more 
exact binomial distribution formula, for the observed yields and sample size of 
this study.
T ab le  4
Average breakdown field E, defect density D, and standard deviation of 
breakdown field a  for the four different groups of 80 nm oxides.
80
Group E [MV/cm] D [cm-2] <7 [MV/cm]
Control (I) 8.1 29 0.94
H2 bake (II) 5.28 703 3.12
H2 + HCl (III) 7.72 129 2.25
Selective Epitaxy (IV) 2.27 1433 3.36
Figure 4.3 plots the yield for the four different groups of wafers. As 
expected, the control wafers (group I) yield almost 100% good d e v i c e s  and an 
E of 8 MV/cm. The yield decreases noticeably for wafers baked in H2 and HCl 
at 950 ° C and 150 Torr for 20 minutes (group III), and even more when 
SiCl2H2 (DCS) was added to the ambient (group IV). Thinner oxides are more 
severely affected than thicker ones. The low yield observed for the wafers of 
group II (just H2 bake) might have been caused by problems in the cleaning 
process before oxidation.
In Figs. 4.4 through 4.7 the breakdown field distributions for the four 
groups of 80 nm oxides are given. One can observe a slight increase in devices 
with low breakdown fields after the H2-HCl bake. The only peak in the distri­
bution originates from the good devices at fields of about 8 MV/cm. After 20 
minutes of selective epitaxy the distribution has shifted. More than half of the 
devices are short circuited. There are a few capacitors with breakdown vol­
tages somewhere between 0 and 8 MV/cm; about 30 % of the devices break 
down at fields greater than 6 MV/cm. Qualitatively equivalent results were 
obtained from the wafers processed in the industrial facilities. However, there 
the yield was generally higher. In the following discussion these results will be 
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Figure 4.4: Breakdown field distribution for 80-nm control oxides (group I)
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Figure 4.6: Breakdown field distribution for 80-nm Hj + HCl oxides {group
III)
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Figure 4.7: Breakdown field distribution for 80-nm H2 +  HCI +  DCS oxides
(group IV)
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Figure 4.8: Regions of silicon dioxide growth as a function of oxygen partial
pressure and temperature
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Figure 4.9: Regions of silicon dioxide growth as a function of water vapor
partial pressure and temperature
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On a clean silicon surface, etching occurs in the presence of oxygen or 
water vapor when the O2 or H2O partial pressures are smaller than the equili­
brium partial pressure of SiO 17M 77 which is a strong function of tempera­
ture, as illustrated in Figs. 4.8 and 4.9. At 950 ° C, partial pressures of O2 or 
H2 O of less than about 0.5 mtorr lead to etching of exposed silicon by forma­
tion of volatile SiO.
In the Si-SiO2 system, formation of SiO can occur via the disproportiona­
tion reaction
Si d- SiO2 —* 2 SiO(V) ~ (4.4)
for sufficiently low O2 and H2O partial pressures at the reaction site. Such 
conditions have been achieved in the investigation of post-oxidation anneals of 
thermally grown SiO2 by Hofmann et at.. 169,170 They reported that between 
7500 C and 1100 ° C oxide decomposition was non-uniform, initiated at nuclea- 
tion sites and resulting in voids in the oxide. Intentional damage to the silicon 
surface by Ar and Cu implantation before oxidation increased the number of 
voids in the oxide after annealing. 178 A similar observation was also made by 
Honda et at. when investigating the effect of Fe impurities at SiO2/Si inter­
faces.-79 Some defects are not always electrically detectable. Lopez reported on 
defects that had electrical characteristics comparable to that of defect free 
oxide, but were chemically unstable.180
In silicon epitaxy one likes to minimize the amount of H2O and O2 in the 
growth ambient, to obtain good crystalline quality material. Here the reaction 
described by (4.4) is used to remove native oxide from the growth surface dur­
ing the in situ precleaning step. In SEG, this can result in an undercut of the 
masking oxide layer at the Si-SiO2 interface.147
At 950 * C, the following conditions must be met for reaction (4.4) to 
occur at measurable rates: the H2O or O2 partial pressures have to be lower 
than 0.5 mtorr, silicon must be supplied to the reaction site, and the reaction 
product SiO must be able to leave the reaction site. For the POA investiga­
tions, Hofmann et at. suggested that in their case the last two conditions were 
met by enhanced diffusion of Si or SiO at defects in the oxide. Tabe 181 
demonstrated uniform etching of oxide films in ultra-high vaccum when he 
supplied silicon by sputtering from a polysilicon target. For the removal of 
native oxide and undercut of masking oxide, silicon is available from the sub­
strate.
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In the Purdue epitaxy system, all three conditions were met. Water con­
tent in the feed gas was always less then I ppm (typically 0.4 ppm). For a 
deposition pressure of 150 Torr, that would translate into a water vapor par­
tial pressure of about 0.2 rntorr, which at 950° C is less than the equilibrium 
partial pressure of SiO.
The oxides that were treated in the epitaxy reactor with just H2 or H2 
and HCl can be compared to those that went through the POA procedures as 
described by others. Here oxide decomposition would begin at weak points in 
the oxide, that may be caused by pre-oxidation substrate defects as well as 
post-oxidation contamination. It is not entirely clear whether the oxide decom­
position starts at the Si-SiO2 interface or at the surface. In either case, the 
proposed enhanced diffusion of either Si or SiO at electrically undetectable 
defect sites may be the reason for the observed void formation.
The oxides that went through a regular selective epitaxy, with DCS as 
the silicon source gas, exhibit a large number of defects. Here additional sili­
con is supplied to the oxide surface from the gas phase, by decomposition of 
the silicon source gas DCS at the hot surface. The abundance of Si can 
accelerate reaction (4.4), leading to higher defect densities. In addition, the 
reaction product SiO is easily transported away from the reaction site at the 
oxide surface.
Taking the equilibrium partial pressure of SiO as the dividing line 
between the region of oxide decomposition and oxidation, Fig. 4.10 shows the 
critical reactor pressure as a function of deposition temperature, with the car­
rier gas moisture content as a parameter. The regions right of the curves 
denote the conditions under which defects can be induced by oxide decomposi­
tion. One can see that the critical conditions fall right into a range where 
selective epitaxial depositions are commonly carried out. For depositions at 
150 Torr and a moisture content of I ppm, the maximum allowable deposition 
temperature would be about 920 ° C.
This study gave evidence that thin, thermally grown silicon dioxide films 
decompose during selective epitaxy, similar to the defect formation seen after 
high-temperature annealing. The etching of oxide, which was non-uniform, 
was enhanced significantly by the presence of DGS as a silicon source gas. The 
water vapor and oxygen free environments necessary to obtain high crystal 
quality epitaxial silicon pose a problem for thin (<200 nm) oxide films during 
SEG and ELD. The critical partial pressures of water vapor or O2 for oxide 
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Figure 4.10: Critical conditions for oxide decomposition by SiO formation to
take place
V- Vv
temperatures smaller partial pressures are required for oxide decomposition to 
take place. Thus, the problem of oxide degradation could be solved by depo­
siting the epitaxial silicon at lower temperatures or by chemically stabilizing 
the masking oxide layer by nitridation. This last method does however require 
equipment that is not available in most VLSI laboratories and was therefore 
not considered any further.
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Figure 4.11: Yield for 3-D capacitors with epitaxy grown at 860 ‘ G, 900 ’ C,
and 9504 C
To test the proposed explanation of the oxide degradation mechanism 
stacked capacitors as shown in Fig. 3.4 were built where the epitaxy was car­
ried out at three different temperatures, namely 860 4 C, 900 4 C, and 950 4C. 
The respective yields are plotted in Fig. 4.11, It can be seen that there are a 
large number of functional devices when the epitaxy was carried out at 
860 4 C. At 9004 C the yield dropped considerably, and at 9504 C there were 
no functional devices. For the 8604 G and 9004 C runs operating conditions 
were such that they were just outside the shaded areas in Fig. 4.10. For the 
epitaxy run done at 9504 C conditions were such that the operating point was 
well inside the respective shaded area.
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4.4 Silicon E p itaxy
As had become evident from the study on gate oxide integrity, a good 
quality, intact gate oxide for the stacked device necessitated the development 
of an SEG procedure by which silicon of good crystalline quality could be 
grown at low temperatures, As epitaxy is carried out at lower temperatures, 
material quality usually deteriorates. To successfully develop the proposed 
three-dimensional technology a detailed understanding of the mechanisms that 
cause this deterioration as well as an understanding about the limitations in 
SEG with regard to low temperature were essential. For that reason the rela­
tionship between material quality, pre-clean procedures, deposition tempera­
tures, deposition pressures, and epitaxial silicon quality was studied.
A second area of concern was the determination of deposition parameters 
for selective epitaxy as well as an understanding of the deposition process 
itself. Selectivity, growth rate uniformity, temperature dependence, and load­
ing effects need to be considered when exploring the parameter space. This 
part of the study was conducted in collaboration with the School of Chemical 
Engineering at Purdue.
4.4.1 C ry s ta llin e Q u a lity
Future high performance integrated circuits will require smaller 
geometries in lateral as well as vertical dimensions and abrupt transitions in 
dopant concentration between adjacent single crystalline layers. These require­
ments cannot be met by conventional high-temperature (>10000 C) epitaxy. 
Goals in developing a reduced-temperature epitaxy are to minimize dopant 
outdiffusion and autodoping, to reduce dopant redistribution and temperature 
related stressing, minimize pattern distortion, achieve good uniformity, and to 
obtain defect free material. For the process developed in this work low- 
temperature epitaxy was essential to maintain the integrity of the stacked 
device gate oxides.
A considerable amount of research has been done on low-temperature epi­
taxy. Meyerson et al. 182>183 have demonstrated that device quality material 
can be obtained at temperatures as low as 750 ° C in an ultra-high vacuum 
epitaxy system. Donahue and Eeif 184 employed plasma in their studies of 
low-temperature epitaxy. L. Vescan et al. 185 achieved good quality material in 
a specially designed ultra-high vacuum reactor down to 760 ° C. In commer­
cially available reactor systems, Borland and Drowley34 and Drowley and
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Turner 186 were able to grow device quality epitaxial layers in the pressure 
range of 10 to 100 Torr and at temperatures of about 850 ° C.
In this study experiments were conducted that elucidate the importance 
of the background water vapor and oxygen levels in the epitaxial growth 
environment, as previously demonstrated by Meyerson for an ultra-high 
vacuum reactor. The results from Ghidini and Smith 1 7 6 ,1 7 7  o n  
S i/0 2/H 20 /S i0 2 equilibrium data were applied to define an operating range 
for commercially available epitaxy reactor systems where good crystalline 
quality material can be grown.
In their investigation of the interaction of H2O and O2 with S i(Ill) and 
(100) surfaces, Ghidini and Smith showed that there exist critical pressures for 
water vapor and oxygen below which etching of silicon by the reactions
Si(s) +  O2 — 2SiO(g) (4.5)
+  H2O — SiO(g) +  H2 (g) (4.6)
takes place. For partial pressures of water vapor or oxygen higher than these 
critical pressures, oxidation of silicon occurs. For temperatures greater than 
about IOOO0G, the critical partial pressures for water vapor, Pc(H2OjTs), are 
one order of magnitude higher than those for oxygen, P c(O2 T s). However, 
for temperatures less than 950 ° C, Pc(H2OjTs) and Pc(O2 Ts) are about equal. 
P c(0 2) Ts) can be expressed as
P c(O2 Ts) == 4.4 x IO12 exp(—3.93eV/kgTs) torr (4.7)
where kg is Boltzmann’s constant and Ts is the silicon surface temperature in 
degrees Kelvin.177
For a given deposition pressure, one can thus compute a critical preclean 
and growth temperature as a function of moisture and oxygen c o n te n t  in the 
H2 carrier gas, provided it is the dominant source for these contaminants. 
This is illustrated in Fig. 4.12. For example, if one has a known moisture plus 
oxygen content of I ppm in the H2 carrier gas, and the reactor can be 
operated at a minimum pressure of 25 Torr, the minimum deposition tempera­
ture to obtain good crystal quality material would be 875 ° C.
Employing the basic chemical equilibrium data for the S i/0 2/H 20 /S i0 2 
system, as interpreted in Fig. 4.12, experiments were conducted to demon­
strate the importance of the parameters mentioned for epitaxial preclean and 









Figure 4.12: Critical temperature vs carrier gas moisture content, with, reac­
tor chamber pressure as a parameter
wafers, which were oxidized to 80 nm thickness, and patterned to open seed 
areas. After the wet etching in buffered HF solution, the substrates were 
cleaned in a hot hydrogen peroxide/sulfuric acid solution followed by a rinse 
in de-ionized water. They were then dipped in a dilute HF solution to remove 
native oxide, rinsed again in de-ionized water,'dried, and transfered into the 
epitaxy reactor not later than one hour after the wet clean. The hydrogen car­
rier gas introduced into the reactor was cleaned by a catalytic converter and 
dryer positioned close to the reactor chamber. The dew point of the hydrogen 
before it went into the reactor was monitored for all runs. Temperatures 
inside the reactor chamber were measured by means of a pyrometer, corrected 
for the emissivity of silicon. Dichlorosilane was used as silicon source gas, and 
HCl was added to achieve selective growth. Material characterization was done 
by scanning electron microscopy (SEM) and Secco defect etching.
Two sets of experiments were carried out. The first set was to investigate 
the effect of water vapor and oxygen partial pressures on the preclean. The 
second set was to explore the limits of low defect density crystal growth for 
the reactor.
The preclean consisted of a 5 minute bake in hydrogen at the tempera­
ture and pressure indicated. The bake was followed by a 30 second in situ HCl 
etch to emphasize the effects of any residual native oxide. This led to uniform 
etching in areas where the native oxide was removed, and gave the appearance 
of a pitted surface in case of incomplete native oxide removal.187 Table 5 gives 
the results for the matrix of preclean experiments. Note that the last three 
entries are at temperatures above the minimum, as shown in Fig. 4.12, and 
result in excellent cleaning. Figure 4.13 and Fig. 4.14 show SEM pictures of 
the surface after a preclean above and below the critical temperature, respec­
tively, for the given preclean pressure and moisture content. The surface in 
Fig. 4.14 was etched by the HCl only in some places where oxide existed and is 
therefore pitted. .
For all growth experiments, the preclean conditions were the same and 
such that a clean un-pitted surface resulted prior to growth. Growth was car­
ried out for 30 minutes. Table 6 presents the results for various growth runs. 
Note that the first entries are well above the minimum required temperature. 
It is observed that good crystal quality epitaxy (in this case selective) was also 
grown at 890 0C and 150 Torr. At 860 °C a high number of hillocks due to 
local oxidation during the growth was visible.
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Figure 4.13: SEM of a seed precleaned at 150 Torr, above the required
minimum temperature (point 2 in Fig. 4.12)
Figure 4.14: SEM of a seed precleaned at 760 Torr, just below the required
minimum temperature (point I in Fig. 4.12)
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Figure 4.15: SEM of growth at 150 Torr, above the required minimum tern-*
perature (point 4 in Fig. 4.12)
Figure 4.16: SEM of growth at 150 Torr, below the required minimum tem­
perature (point 3 in Fig. 4.12)
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Figures 4.15 and 4.16 show growth above and below the critical tempera­
ture, respectively, for a deposition pressure of 150 Torr and the moisture con­
tent in that particular run. Note that the numbers in Fig. 4.12 refer to Figures 
4.13 to 4.16. Points 2,3, and 4 have to be related to the curve for 150 Torr, 
while point I has to be related to the curve for 760 Torr.
The experimental results strongly support the assumption that the limita­
tions of growth in commercial reactor systems at low temperature are indeed 
governed by the water vapor and oxygen background pressure during preclean 
and growth. In order to establish a reduced temperature epitaxy deposition 
procedure one has to first determine the background partial pressure of mois­
ture and oxygen in the reactor chamber. In case of a leak-tight system, the 
moisture content in. the chamber can be approximated by measuring the dew 
point of the carrier gas, which is often easier than the measurement of H2O 
and O2 partial pressures inside the reactor. Depending on the low pressure 
limit of the reactor, one can then pick the minimum deposition temperature 
from Fig. 4.12. Low partial pressures of oxygen and water vapor can be 
achieved by low pressure deposition systems, point-of-use purification of the 
gases, or both. For commercial reduced pressure CVD systems, the lower tern- 
perature limit at 0.1 ppm residual moisture and oxygen, and a minimum 
deposition pressure of 10 Torr, would be about 8100 C. This agrees with the 
deposition at the lowest temperature reported to obtain defect free silicon in a 
commercial epitaxy reactor system. The low temperature limit for the Purdue 
reactor was determined to be about 8900 C.
Table 5 '
Preclean experiment matrix.
Temperature II Moisture Cont. Visual Appearance
950 0 C 760 Torr 0.42 ppm pitting
950 0C 150 Torr 0.21 ppm good
920 0C 150 Torr 0.26 ppm good
880 0C 150 Torr 0.14 ppm good
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T ab le  8
Growth experiment matrix.
T em p era tu re P re ssu re M oistu re  C on t. Hillocks
950“ C 150 Torr 0.21 ppm 4 cm“2
920 “ C 150 Torr 0.26 ppm 3 cm-2
890 “ C 150 Torr 0.14 ppm 50 cm-2
860 “ C 150 Torr 0.22 ppm >1000 cm-2
T ab le  7
Defects delineated by Secco etching
P reb ak e
T em p era tu re
P re b ak e
P ressu re
D eposition





930“ C 150 Torr 860 “ C 150 Torr 10s
930 “ C 150 Torr 890“ C 150 Torr IO4
950“ C 150 Torr 900 “ C 150 Torr IO6
950“ C 150 Torr 950 “ C 150 Torr IO3
900 “ C 760 Torr 950“ C 150 Torr IO4
900 “ C 760 Torr 1000 “ C 150 Torr IO5
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4.4.2 Growth Rate Characteristics
In the last sections two key issues were investigated that were absolutely 
crucial for 3-D CMOS device fabrication by ELO: the fabrication of high 
dielectric strength polyoxides that hold up to the environment of SEG, and 
the epitaxial growth of monocrystalline silicon with few defects at low tem­
peratures. The experiments conducted in this context helped to define regions 
of operation for the Purdue epitaxy reactor. In addition to masking oxide 
integrity, morphology, and silicon crystalline quality, the dependence of 
growth rates on reactor parameters such as feed gas composition, temperature, 
total gas flow etc. was viewed as important for the process design.
Initial experiments had indicated that there existed gross non-uniformities 
in growth rates across wafers. Such non-uniformities are difficult to tolerate in 
device and circuit fabrication. The experiments discussed in the following 
attempted to gain a better understanding for the cause of growth rate varia­
tions across a wafer. The goal of this research was to define a set of parame­
ters where non-uniformities were minimized.
4.4.2.1 Reactor Description
The Gemini I epitaxy reactor in the Purdue Solid State Laboratory is an 
inductively heated pancake reactor with capability for reduced pressure opera­
tion, manufactured by Gemini Research Inc., A cross section is shown in Fig. 
4.17. The round graphite susceptor measures 46 cm in diameter and can 
accommodate 21 three inch wafers and 2 two inch wafers. The susceptor is 
factory coated with a silicon carbide film. A polysilicon film of at least 10 /Men. 
thickness is deposited across the susceptor before any epitaxy is carried out. 
This film is periodically removed and redeposited to remove contaminants and 
to inhibit the outdiffusion of contaminants from the graphite susceptor. 
Wafers are placed on the susceptor in recessed spherically grooved pockets. 
During operation the susceptor rotates counterclockwise at 8 rpm. The tem­
perature of the susceptor is controlled by a closed loop system consisting of a 
pyrometer, focused on the susceptor, the temperature control unit where set 
points, ramp rates etc. can be entered, and the 500 kW high frequency genera­
tor that delivers its power over a water cooled transmission line to the induc­
tion coils embedded in quartz glass and placed underneath the rotating sus­
ceptor. The distance between the induction coils and the susceptor can be 
adjusted to optimize the temperature profile across the susceptor. The pyrom­
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Figure 4.17: Gross section of the Purdue Gemini I reactor
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temperature that can be measured is about 650 ° C.
The reaction chamber is composed of a stainless steel bottom plate and a 
mobile bell jar made out of quartz glass. For loading or unloading of wafers 
the bell jar is lifted up to give access to the susceptor. During operation the 
bell jar is air cooled while the bottom plate and walls of the reactor housing 
are water cooled.
Exhaust gases are pumped off through an outlet in the bottom plate 
underneath the susceptor. The vacuum pump has a throttle valve regulated by 
a pressure controller. During operation, the pressure inside the reaction 
chamber can be reduced down to 150 Torr. This lowest-pressure limit is given 
by the onset of arcing and plasma generation of the carrier gas by the induc­
tion coils at the high voltages and powers employed. Arcing can lead to a par­
tial destruction of the quartz-ware and the rf generator.
Four gases are connected to the reactor: dry nitrogen, hydrogen, dichloro- 
silane, and hydrochloric acid. The hydrogen is purified by a catalytic con­
verter and drier to remove oxygen and moisture before it enters the reaction 
chamber. The other gases are introduced as they come out of their storage 
tanks.
The growth experiments were carried out on (100) and (111) n-type sili­
con substrates. The wafers were initially cleaned in a hot H2 SO4/H 2 O2 solu­
tion. After a thorough rinse in de-ionized water and a blow-dry with dry 
nitrogen they were transferred to an oxidation furnace. Oxidation tempera­
tures were usually 1000 ° C and oxidation took place in a steam atmosphere. 
Subsequently the substrates were patterned. For the (100) wafers, the edges of 
the rectangular pattern were oriented along the <100> directions and all 
wafers were placed in the reactor such that the [001] direction was aligned 
parallel to the radial of the round susceptor. The seed areas were opened by 
wet etching in buffered HF solution. Just prior to the epitaxy the wafers were 
cleaned again in organic solvents followed by a soak in a hot H2SO4 /H 2O2 
solution. The wafers were rinsed off again in de-ionized water and dipped in a 
dilute HF solution to remove native oxide. After an additional rinse in de­
ionized water and drying with dry nitrogen the wafers were transferred 
directly into the epitaxy reactor. In a hydrogen ambient at atmospheric pres­
sure, the wafers were heated up to 9200 C or the following deposition tempera­
ture,. whatever was higher, and subjected to a 5 minute bake to remove any 
native oxide from the wafer surface. Subsequently the susceptor temperature 
was brought to the desired deposition temperature, HCl was introduced, and
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the substrates were etched for 30 seconds. Thereafter the chamber pressure 
was reduced to 150 Torr and DCS was added to commence with the deposi­
tion. The typical duration of growth was 20 minutes. In some instances this 
scheme was slightly modified; in particular the cleaning cycle was modified in 
later stages of the investigation and then always took place at the reduced 
pressure of 150 Torn
For each of the wafers, SEG/ELO growth measurements were taken at 12 
different points using a Tencor Alpha-Step profilometer and averaged. The 
absolute experimental error for growth measurements using this instrument 
was estimated to be 10 nm. The seed window geometries and locations within 
each die measured for intra-wafer or inter-wafer growth rate comparisons were 
identical.
4.4.2.2 Reactor Feed Composition Dependence
In the past various researchers have investigated the dependence of 
growth rates on the ratio of HC1/DCS partial pressures in the feed for 
different reactor types and geometries. For the pancake type reactor, we have 
studied this dependence for a total gas flow of 60 standard liters per minute 
(slm), a temperature of 950 0 C, and a deposition pressure of 150 Torr.
Most investigations reported in the literature proceeded by fixing the 
DCS flow rate while varying the HCl flow. The resulting growth rates project 
a linear dependence between growth and the HC 1/DCS flow rate ratio in the 
feed gas. Qualitatively, as the amount of HCl is increased growth rates 
decrease. The increase of DCS causes a corresponding increase in growth rates. 
The HCl/DCS ratio is often taken as the figure of merit; the higher this ratio 
the less growth is expected. However, we found that the HC1/DCS ratio can­
not be used to compare results from experiments where the DCS flow rate was 
changed. In such cases even higher ratios of HC1/DCS can lead to higher 
growth rates instead to lower growth rates, as shown in Fig. 4,18. M. 
Kastelic140 has instead devised the measure as the quantity HCl2/DCS which 
is a more accurate figure to compare results from different" experiments, as 
illustrated in Fig. 4.19.
For the pancake type reactor investigated we found a considerable change 
in growth rates along the radial direction across the susceptor (Fig. 4.20). 
Growth rates dropped basically independent of feed composition from the out­
side of the susceptor towards the inside. A maximum existed close to the per­
imeter of the susceptor, and a minimum close to the center. The absolute
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Figure 4.21: Non-uniformity as a function of feed gas composition
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difference between maxima and minima was only a weak function of the abso­
lute growth rate. However, as soon as net zero growth or etching was 
approached the slope in the curve went to zero and the profile became much 
more uniform.
The amount of non-uniformity decreased as growth increased, as is evi­
dent from Fig. 4.20. If non-uniformity is defined as
%Non—Uniformity =  max—  mm x 100 (4.8)
G R 11JaX “h GRjjjin
where GRmJn and GRmax represent the minimum and maximum grpwth rates 
respectively, measured along the radial of the susceptor, and if this quantity is 
plotted vs. the HC12/DCS ratio of the feed, as shown in Fig. 4.21, it turned 
out that the most uniform films were obtained right in the transition region of 
selective growth and polynucleation on the masking oxide. Uniformity was 
worst close to average net zero growth.
Selective epitaxial growth can be viewed as the result of a deposition 
reaction and a competing etching reaction by HC1. To investigate the contri­
bution of the etching reaction to growth rate non-uniformity independently an 
experiment was conducted where no DCS and only Hj. and HCl were intro­
duced into the reaction chamber. The resulting etch rate profile is illustrated 
in Fig. 4.22. Etch rate uniformity appears to be much better than growth rate 
Uhiformity when growth is carried out on a comparable wafer under selective 
conditions.
4.4.2.3 Masking OxideDependence
Preliminary experiments had indicated that there was a dependence of 
growth rates on masking oxide thickness. Even though the technological impli­
cations of this effect weren’t viewed as too significant, some effort was 
expended to understand the nature of this dependence and to investigate a 
possible dependence of growth rate uniformity on oxide thickness.
In this series of experiments, each epitaxial run included three groups of 
two wafers with oxides of 80 nm, 460 nm, and 870 nm thickness. One run 
included wafers with oxides of 80 nm, 300 nm, 460 nm, 550 nm, 730 nm, and 
870 nm thickness. Oxide thickness was determined by ellipsometry and 
profilometer scans. In some of the runs (111) oriented wafers were also 
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Figure 4.22: Etch rate profile at 950 * C and 150 Torr
To observe the behaviour of growth in an "active area" type region, with 
a recessed thin (80 nm) oxide enclosed by thick (900 nm) field oxide, and to 
investigate the possibility of uniform growth out of seeds defined by masking 
oxides of different thickness, the structures illustrated in Figs. 4.23 and 4.24 
were included on the test mask. The width of the thin oxide region varied 
from 50 to 400 fxm, to investigate the effect of local oxide thickness on surface 
diffusion. The seed windows for these structures were kept at a fixed size. In 
an additional experiment, the thick and thin oxides in Fig. 4.23 were inter­
changed, as illustrated in Fig. 4.24.
To distinguish the effects of radiant heat transfer and heat transfer by 
conduction, some wafers had thick oxides (>  350 nm) on their backside, which 
increased the heat resistance from the susceptor to the wafer front surface. In 
addition, some wafers were included that were just 0.5 mm thick, while ail 
others were 0.7 mm thick. In all cases the test pattern was identical.
The experimental error was dominated by the accuracy of the oxide 
thickness and epitaxial growth rate measurements. The total relative measure­
ment error was less than ±2 percent.
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Figure 4.23: Oxide thickness characterization test pattern cross section
50 pm to 400 pm
80 nm
S e e d
Silicon Substrate
Figure 4.24: Oxide thickness characterization inverted test pattern
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Figure 4.25 shows the growth rate plotted as a function of the oxide 
thickness for several different reactant partial pressures. In these experiments 
the oxide was of uniform thickness across the measurement pattern. The 
growth rate dropped noticeably with increasing masking oxide thickness from 
80 nm oxides to the next larger value. The differences in growth rates 
between all following data points were considerably smaller.
The total amount of growth rate reduction was a function of the input 
HCl and DCS gas partial pressures and thereby of the absolute growth rate, as 
shown in Fig. 4.25. The absolute change in growth rate with oxide thickness 
became larger with higher growth rates, i.e. smaller values of F, which was 
defined as the HCl mole fraction squared to the mole fraction of DCS. How­
ever, the relative (percentage) difference between the 80 nm growth rate and 
the 870 nm growth rate was larger for smaller growth rates, i.e. larger values 
of F. For the lowest value of F, the growth rate was 0.28 /Lzm/min for 80 nm 
oxides and it dropped to 0.19 /um/min for the 870 nm oxide; a change of 30 
%. The variation between the 80 nm oxide and the 300 nm oxide amounted to 
25 %, For the highest HCl input partial pressure, (also highest value of F in 
Fig. 4.25) the variation between the thickest and thinnest oxides was 50%. A 
consistent dependence of growth rate uniformity on masking oxide thickness 
was not observed.
Oxides grown on the wafer backsides did not influence growth rates, even 
though oxide has a much smaller thermal conductivity than silicon. In addi­
tion, wafer thickness did not have any measurable effect on growth rates.
For the structure in Fig. 4.23, growth rates from seeds in the thin oxide 
windows were the same as those for seeds in the thick field oxide. Growth 
rates for the thick oxide seeds in the structure of Fig. 4.24 were the same as 
those for seeds in the thin field oxide. For either structure, the "active area" 
window size did not have any measurable effect on growth rates. Growth 
rates for the oxide structures in Fig. 4.23 and 4.24 were not affected by the 
different oxide thickness in the windows, but instead determined by the large 
area field oxide thickness.
A significant temperature difference can exist between the wafers and the 
susceptor, the susceptor being up to 400 C hotter than the wafers. Also a steep 
temperature profile in the vertical direction can exist above the susceptor 103 
Heat transfer to the wafer proceeds by radiation and conduction, while heat 
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Figure 4.26: Growth rate as a function of masking oxide thickness compared
to a model where only thermal conduction is considered
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The dependence of growth rates on oxide thickness, as plotted in Fig. 
4.25, must be related to the wafer surface temperature, since all Wafers of each 
curve were subjected to identical conditions. Also, the percentage change in 
growth rates for wafers with thin oxides to wafers with thick oxides was larger 
for smaller growth rates, being consistent with the observed temperature sensi­
tivity of growth rates, which is largest for small growth rates.140
Three mechanisms can be identified for heat transfer: convection, conduc­
tion, and radiation. We can assume that heat transfer to the wafer from the 
heated susceptor is independent of the front surface oxide thickness. Thus, 
any change in front surface temperature has to be due to a difference in heat 
transfer through and away from the Wafer. In the following we Will discuss 
each mechanism independently. ^
It is unlikely that convection plays a major role in the observed effect.
J i - ;
Since the reactor is operated at reduced pressure and high gas flow rates, 
forced convection, which is equal for all wafers, dominates Over free convec­
tion. Furthermore, the convective heat transfer rate from wafers with lower 
surface temperature would always be smaller than from those with higher sur­
face temperature, thereby counteracting the observed effect. Differences in 
convection thus cannot account for the increased drop in temperature over 
wafers with thicker oxides. Lower surface temperatures lead to smaller convec­
tive heat transfer rates, which in turn reduces the temperature drop across the 
thermal resistance of the substrate. For simplicity and as a worst case assump­
tion, we can therefore treat the convective heat transfer rate away from the 
wafer surface as independent of oxide thickness in the temperature range of 
interest.
Considering heat transfer by thermal conduction, one has to investigate 
the thermal conductivity of the wafers perpendicular to the wafer surface. 
Assuming a simple one-dimensional model based on Fourier’s law, one can 
write for the thermal resistance
(4.9)
Here K is a constant, kgio2 and kg, are the thermal conductivities for oxide 
and silicon, respectively, and t0xide and tSUbStrate are the thickness of the oxide 
and the silicon substrate thickness, respectively. Approximating the tempera­
ture difference between the Wafer front and the wafer backside as about 30 ° K, 
one can obtain a heat transfer rate according to
^ojcide !"substrate
+  -----r—i—- «
k SiO2
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where AT is the temperature drop across the entire wafer perpendicular to its 
surface. This rate is the same as the rate of heat transfer by convection, which 
as a worst case we could treat as being constant. Thus, AT and R are in a 
direct proportion to each other. More accurate of course, as R becomes 
greater, becomes smaller. If the growth rate is expressed as an Arrhenius 
type equation, with an activation energy Ea , one can write
GR =  C exp
M^susceptor qkR)
(4.11)
where C is a constant, k is the Boltzmann constant, Tsusceptor is the susceptor 
temperature, qt is an approximated average heat transfer rate, and R is the 
thermal resistance as defined in equation (4.9). With thermal conductivity 
data from a reference,188 and an estimated worst case activation energy of 100 
kcal/mol, normalized growth rates according to this simple model are com­
pared with measured data in Fig. 4.26. It is apparent that differences in ther­
mal conductivity cannot by themselves account for the drastic change in 
growth rates that is observed. Furthermore, if a temperature drop due to 
heat conduction through the wafer was the primary source for surface tem­
perature differences, the wafers with backside oxides should have exhibited 
lower growth rates, and the thin wafers should have had higher growth rates; 
however, this was not the case.
Convective and conductive heat transfer cannot account for the drop in 
growth rates seen for wafers with masking oxides thicker than 300 nm. The 
only mechanism left is radiative heat transfer. However, since both materials, 
oxide and silicon, are translucent materials, and since the radiative properties 
of a surface depend very much on surface conditions which are difficult to 
evaluate, analytical expressions for radiative heat transfer from oxidized wafer 
surfaces are difficult to obtain. It is interesting to note that wave lengths in 
the infrared spectrum are of the same order as the oxide thickness.
From the experiments with locally varying masking oxide thickness (Figs.
4.23 and 4.24) it was concluded that the observed growth rate dependence is a 
bulk effect and not due to local variations in temperature and concentration of 
reactants. Surface diffusion lengths, at the employed pressures and tempera­
tures, are in the order of 10 to 50 /zm. From ELO nucleation experiments, it 
was known that surface diffusion of adatoms towards the growth site contri­
butes significantly to growth.189 Yet, even for 400 pm  wide thin or thick oxide
regions we did not observe any change in growth rate. We believe that the 
thin or thick oxide window area is too small to cause local temperature 
differences that would lead to a measurable change in growth rate.
In conclusion, the wafer surface temperature is strongly influenced by the 
radiative heat transfer properties of the masking oxide layer. It is therefore 
important to consider wafer surface films, i.e. film material and thickness, 
when transferring growth parameters from one process to another or when 
comparing growth data between different systems. For technological applica­
tions it is safe to assume that it would be possible to grow epitaxial silicon 
from seeds masked with oxides of different thickness on the same wafer with 
good uniformity.
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4.4.2.4 Temperature Dependence- . . v ■ .
The temperature dependence of non-selective growth from DCS has been 
studied by many authors. The deposition process is usually described as being 
of Arrhenius type with associated activation energies between 6 and 45 
kcal/mole. F rom experiments conducted in our reactor an activation energy of 
about 20 kcal/mole can be calculated (Table 8). This implies that even above 
950 ° C depositions will be sensitive to temperature.
Table 8
Temperature dependence of growth from 0.36 vol % DCS in H2 at 150 Torr.




Figure 4.27 illustrates the growth profile obtained for depositions at various 
temperatures under non-selective conditions on bulk wafers. First, uniformity 
was much better than for depositions on masked wafers under selective condi­
tions. Second, the observation made before that growth rates increased 
towards the perimeter of the susceptor was reversed for depositions carried out
H O
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inner wafer outer wafer
150 Torr 
DCS =,22 slm 
H2 = 60 shn
Radial Distance (cm from center)
Figure 4.27: Bulk (unmasked) silicon growth rate profiles at 920’ C, 950 ° C,
and 1000 ' C
ISOTorr 
H2 = 60 slm
1000 °C, HCI=1.41, DCS=.22
950 °C, HCI=.90, DCS=-Il
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I 11.5 16.5
Radial Position (cm from center)
Figure 4.28: Selective epitaxy growth rate profile on unpatterned wafers at
950' C and 1000 * C
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at 950 ° C and 10000 C. When deposition was again carried out on bulk wafers, 
but under selective conditions, the growth profiles became somewhat less uni­
form, but still exhibited much less difference of growth between the inner and 
outer pocket positions than observed for selective depositions on masked 
wafers, as is illustrated in Fig. 4.28.
For masked wafers under selective conditions, growth tended to become 
more uniform as deposition temperature was increased (Fig. 4.29). In this 
graph, depositions conducted at 860 ° C and 10000 C required different feed gas 
compositions to maintain selectivity, and thus only the growth rate profile and 
not absolute growth rates can be compared directly.
To calibrate the temperature controller of the epitaxy reactor, 'an experi­
ment was carried out where pieces of germanium were placed on bare silicon 
wafers that were then placed inside the reactor. One such wafer was put in an 
inner pocket while another was placed in an outer pocket position. The sus­
ceptor was slowly heated up and the temperature reading was recorded at 
which the germanium melted on the silicon wafers. The melting point of ger­
manium was taken as 936 0 C. From these experiments it was concluded that 
there existed a radial temperature profile of between 5 and IS 0G across the 
susceptor, and that the temperature reading through the pyrometer indicated 
temperatures that were about 200 C lower than the actual temperature.
4.4.2.6 Total Flow Dependence
In non-selective deposition of silicon from DGS one can readily identify a 
temperature regime in which the growth process is controlled by reaction 
kinetics and one where growth rates are limited by mass transport to the reac­
tion site. If growth rates are under kinetic control they are much less sensitive 
to mass transport phenomena such as total gas flow.
The effect of total flow on growth rates in selective epitaxial depositions 
was studied for three different flows, where the partial pressures of all gas 
species in the feed were held constant. The results, illustrated in Fig. 4.30, 
indicated that growth rates decreased with increasing total flow while growth 
uniformity did not change significantly. This was contrary to what would be 
expected from a mixed flow reactor where depositions are carried out under 
kinetic control. The reduction of gas residence time and conversion should 
leadto  increased deposition rates with an increased total flow. Furthermore, if 
a boundary layer is present, its thickness would decrease With the reciprocal of 
the square root of free space gas velocity, enhancing mass transport to the
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Figure 4.29: Selective epitaxy growth rate profile on patterned wafers at
860 0 C, 920 0 C, 950 ’ C, and 1000 0 C
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Figure 4.30: Effect of total gas flow on selective epitaxial growth rate profile
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wafer surface and increasing reaction rates if reaction were mass transport 
controlled.
Table 9
Effect of total flow on growth rate




(Torr) Growth Rate (pm/min)
H2 HCl DCS Inner Outer
30 0.62 0.11 5.64 17.06 0.448 0.520
60 1.24 0.22 5.64 17.06
i .
0.213 0.350
90 1.86 0.33 5.64 17.06 0.102 0.247
60 1.80 0.40 4.50 19.53 0.107 0.219
120 1.80 0.40 4.50 9.94 0.287 0.378
120 1,78 0.20 8.90 19.48 -0,096 -0.06
In the Purdue reactor this was not observed. It was concluded that the 
traditional concept of mass transfer limited and kinetically controlled growth 
regimes cannot be easily projected onto the system of highly reversible reac­
tions taking place in SEG.
4.4.2.6 Area Dependence
Ishitani et al.so and Drowley 190 had studied the influence of the ratio of 
exposed silicon to oxide covered area on a device scale and wafer scale. They 
discovered that growth rates were lower for areas where the fraction of 
exposed silicon was high, a term named "local loading”. We have extended 
their studies to investigate loading effects also on a reactor scale, i.e. the effect 
of number of wafers on the susceptor on growth rates in a particular run.
The effect of oxide coverage over the entire susceptor area is shown in 
Fig, 4.31. It appears that growth rates increased as the exposed silicon and 
polysilicon area decreased. On a wafer scale level a similar effect was 
observed, as shown in Fig. 4.32. In addition, growth uniformity increased as 
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Figure 4.31: Effect of masking oxide coverage on selective epitaxial growth
rate profile
Figure 4 .32: Effect of reactor loading on selective epitaxial growth rate profile
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TabIelO
Effect of wafer oxide coverage on growth rate and uniformity
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did not significantly increase with increasing amount of exposed susceptor sili­
con area.
4.4.3 Growth Mechanism
The existence of a temperature profile across the susceptor provided us 
with a unique opportunity to gain a better understanding of a possible 
mechanism for selective epitaxial growth of silicon from mixtures of DCS, 
HC1, and Hg on wafers masked with SiO2. Although there exist some plausible 
models for bulk non-selective epitaxial depositions from chlorosilane-hydrogen 
mixtures very little work has been done to extend or modify such models to 
account for the effects peculiar to selective growth. These effects are
1. The change in sensitivity towards changes in HCl concentration from the 
net growth regime to the net etching regime, as shown in Figs. 4.20, 4.30, 
and 4.33.
2. The difference in growth rate temperature sensitivity between bulk 
(unmasked) wafers and wafers largely covered with oxide, as illustrated in 
Fig. 4.31.
3. The effect of growth rate variations between small aperture seed windows 
and large aperture seed windows, as shown in Fig. 4.34.
4. T he effect of enhanced or retarded edge growth, depending on feed gas 
composition.
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Even the most elaborate growth models proposed for the SiH2Cl2-HCl-H2 
system for bulk depositions cannot account for all these effects. We conclude 
therefore that additional considerations have to be included in modeling selec­
tive epitaxial growth on masked wafers. For the temperature range of interest, 
i.e. below 1300 °K, it is assumed that reaction kinetics determine the rate lim­
iting step of the growth process.
Bloem and Claassen in a series of experiments investigated bulk epitaxial 
depositions from silicon halides. 1 2 9 ,1 3 6 ,1 3 8 ,1 9 1  They concluded that in the 
absence of chlorine, growth proceeded via the formation of silicon nuclei from 
the adsorbed species Si* and SiH2*. Ad-species would be desorbed from the 
surface after a mean stay time T which exponentially depended on the surface 
binding energy of the adatom or admolecule. During this time the ad-species 
would diffuse along the surface and randomly form nuclei with other 
admolecules or adatoms. These nuclei would decay unless they had reached a 
supercritical size after which their decay became energetically less favorable 
than their growth.
However, even small amounts of chlorine in the system would change this 
mechanism drastically. The prevailing ad-species would change to SiCl2 and 
the amount of Si* was too small to nucleate to a supercritical size. Growth 
could now only commence at steps or kink sites on the silicon surface. At such 
sites the binding energy for Si-Si bonds was maximized and provided some of 
the energy to break up the Si-Cl bonds of the admolecule SiCl2. Hence, the 
diffusion process of SiCl2* towards kink sites was considered the rate limiting 
step. On foreign substrates such as amorphous SiO2 or SiaN4, lattice steps are 
not available and it therefore is more difficult to pass the nucleation barrier. 
This is the main reason why selective epitaxial growth is possible at all.
The formation of SiCl2* occurs rapidly with even small amounts of HCl 
in the growth ambient. However, there is still a sharp decrease in growth with 
increasing amounts of HCl beyond what would be expected by a simple super­
position of etch rates and growth rates. This was explained by Claassen and 
Bloem through the desorption of SiCl2* via reaction with HCl to SiHCl3.
Bloems and Claassens model can'explain most of the experimental evi­
dence reported on the behaviour of bulk epitaxial depositions at reduced tem­
peratures. To include selective epitaxial growth some extensions have to be 
made.
The crucial observation in SEG when compared to bulk epitaxy is that 
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one. There exist SiO2 regions where essentially no growth takes place, where 
binding energies for adspecies are different, and where temperatures can be 
different. It is therefore hypothesized that SEG growth behaviour will approxi­
mate bulk growth rate behaviour only if oxide regions between adjacent seed 
openings are less than a few adspecies diffusion lengths apart. In all other 
cases, the difference in surface kinetics between oxide and silicon regions has 
to be considered to account for the experimentally observed growth rate 
behaviour.
We observed strong non-uniformities in growth rates for wafers mostly 
covered With oxide in the presence of a temperature gradient across the sus­
ceptor. When oxide coverage was less than about 40%, growth rates became 
more uniform. For bulk wafers, i.e. wafers with no oxide coverage, growth 
rates were quite uniform even in the presence of the same temperature gra­
dient under identical deposition conditions. This suggests that it is not the 
surface reactions on silicon that are extremely sensitive to temperature varia­
tions but rather surface kinetics on the masking oxide. From our experimental 
results as well as that from other researchers the exact mechanism or step 
responsible for this sensitivity to temperature could not be identified. Possible 
candidates are the binding energy of SiCl2 to SiO2, the binding energy of H2 
to SiO2, and the surface diffusion energy for SiCl2* on SiO2.
From depositions that were carried out under non-selective conditions on 
masked wafers we know of the existence of a nucleation-free zone around each 
seed window opening. This zone can be between 10/ma and 90 jam wide. It can 
be conjected that ad-species in this zone diffuse towards the seed area while no 
ad-species diffuse from the seed area into the nucleation free zone, since 
nucleation energies of silicon on silicon are lower than that for silicon on sili­
con dioxide. Surface diffusion is thought of as a rather slow process, and while 
ad-species diffuse towards the seed window they can be desorbed by undergo­
ing reactions with HC1. This is one of the most important steps in describing 
many of the effects that are not accounted for by traditional bulk epitaxy 
models.
Since surface diffusion of ad-species is assumed to contribute significantly 
to growth in the seed area, and while on statistical grounds it contributes to 
growth more a t the edges of the seed area than towards its middle, the less 
desorption takes place the higher the growth rates would be at edges of struc­
tures or for structures with small apertures. When most of the ad-species on 
the masking oxide are desorbed, however, there will be relatively more ad­
species in the middle of the seed area as compared to its edges, or more on
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large area structures as compared to small area structures, since desorption 
from silicon is more difficult. As a result growth rates will be higher on large 
structures or in the middle of apertures in the masking oxide.
This conceptual model seems to be able to explain all of the effects in 
selective and non-selective silicon epitaxy reported in the literature and 
observed by us. While it does not go into the details of the chemical and phy­
sical processes present in growth ambients at silicon and silicon dioxide sur­
faces, it could serve as a starting point for a more formal treatment of the 
matter. As a model it can be succesful as long as it is not invalidated by 
experimental data. To be of more practical use to process engineers, a 
quantification of its different components would be desirable.
4.5 ELO Planarization
The planarization of the ELO silicon over the oxidized polysilicon gate for 
the fabrication of the stacked PMOS transistor was necessary because it was 
not possible to obtain horizontal to vertical growth rates much larger than 
one. This in turn leads to very high structures for the required widths. To 
facilitate the implantation of source and drain regions to form the stacked 
device the ELO must not be thicker than about 0.5 JMa above the gate polysil­
icon oxide. It is therefore imperative to develop a procedure that can planarize 
the ELO material from a height of approximately 8 jxm  to I (Mn. without 
significant loss in structure width.
The required amount of height reduction as well as the large size of the 
features to be planarized makes this processing step challenging. Initially, vari­
ous isotropic and anisotropic wet etchants were tried192’193 but did not work 
because of poor selectivity between silicon and the masking material, mask 
material degradation, and horizontal etching, resulting in considerable width 
loss. Special planarizing materials such as spin-on glasses and polyimides that 
are routinely employed for smoothing severe topology failed to work here 
because of the desired tight control of the amount of planarization, which usu­
ally is a strong function of structure width.194"201 The objectives in the 
development work of a planarization procedure for ELO were to find a 
method by which the amount of planarization was not a function of structure 
size within the range of 3 to 20 (Mn, where standard processing techniques and 
equipment could be used, where good uniformity over a wafer and from wafer 
to wafer could be obtained, and were the non-uniformities stemming from the 
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Planarization procedure by resist reflow and plasma etching
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The first such procedure that was developed could account for all but the 
last requirement and is illustrated in Fig. 4.35. It will be briefly described here; 
for more extensive information the reader is referred to the work by 
Vedala.202 In this process, a thick coating of photoresist was applied to the 
wafer that had the ELO structures to be planarized on it. After a thermal 
reflow the resist was etched anisotropically in a plasma of oxygen, until all 
ELO silicon top surfaces were exposed while all other area was still covered 
with resist. Thereafter the wafers were subjected to a CF4YO2 plasma that 
etched silicon at a much faster rate than the resist. 203 Once the desired ELO 
thickness was obtained, the remaining resist was removed and processing com­
menced.
Two main problems existed with this approach. The first problem came 
from the lack of an end point detection mechanism for the ELO plasma etch. 
It was thus imperative that very good repeatibility from run to run could be 
obtained. This proved to be difficult; The second problem stemmed from the 
epitaxial non-uniformities and was principal in nature. Assuming a growth of 
10 jum had to be planarized to I /im thickness, and growth varied by ±5 % 
after deposition, it would have been mapped to ±50 % after this planarization 
procedure. This mapping of growth rate non-uniformity was observed and 
resulted in a very low yield after planarization. In epitaxial depositions, 
growth rate non-uniformities of about ±  5 % are considered state of the art.
It became apparent that this scheme would not allow to continue work 
towards the stacked PMOS transistor. Therefore a different solution was 
sought after which is shown in Fig. 4.36. This approach followed closely a pro­
posal from Kubota et a/.204 at the IEDM 1987. Here a layer of nitride was 
deposited uniformly over the wafer to be planarized. Subsequently the wafer 
was polished chemo-mechanically, with a selectivity of polishing rates of sili­
con over nitride of about 60. Thus the nitride layer protected the ELO 
sidewalls and served effectively as a polishing stop. The uniformity of the ELO 
after polishing was theoretically determined by the uniformity of the GVD 
nitride layer which could be deposited with negligible thickness variations. 
However, even with this scheme there exist many practical problems. It 
required considerable expertise in polishing, polishing equipment, and a 
knowledge of the polishing agents to obtain the desired effect. For these rea­
sons we did not try to develop this procedure in the Purdue Solid State 
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In the last chapter the different fabrication steps necessary to build 3-D 
stacked devices were discussed. These methods included the formation of a 
high-dielectric strength polysilicon oxide, the definition of an operating range 
for the epitaxy reactor to maintain gate oxide integrity and grow low defect 
density material, and the exploration of the epitaxy reactor parameter space 
to achieve good uniformity growth across a wafer.
With the information available, three-dimensional stacked devices were 
fabricated. The main thrust of the research was directed towards the investi­
gation of the thin interfacial layer between the ELO silicon and the amor­
phous polysilicon oxide film. These interfaces are of great importance to the 
properties of stacked MOS devices.
In the past SiO2/Si interfaces have been extensively studied. However, 
they have been mostly formed by the growth or deposition of SiO2 on Si, 
either by thermal oxidation of Si or chemical deposition methods rather than 
by deposition of crystalline Si over amorphous SiO2, as done in this work. 
Only thermal oxidation of Si had given device quality insulating films, 
although recently good films by low temperature pyrolitic depositon were 
reported.20®
5.2 Interface States
Many of the major non-idealities in MOS transistors, such as l / f  noise, 
small gain, carrier trapping, and surface generated leakage currents are 
ascribed to surface or interface states. 206' 208 These states are allowed energy 
levels in the band gap near the Si-SiO2 interface. 209 The concentration of sur­
face states is sensitive to details of the fabrication process; for conventional 
S i/S i02 interfaces by thermal oxidation it was found that one could minimize
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the surface state density by a low temperature (<500 ° C) anneal in H2. One 
common model explains interface states as dangling bonds of incompletely oxi­
dized Si at the growth interface. The hydrogen is believed to neutralize these 
bonds.
A good indication for high surface state densities is the distorted, spread 
out shape of the high frequency C-V curve of a MOS capacitor. However, to 
study the detailed distribution and to detect even low levels of surface states 
one has to employ methods that are suffiently sensitive and accurate. Some of 
these methods are briefly reviewed in the following.210
For extremely high interface trap densities the C-V plot will basically be 
flat since the high concentration of charge at the interface immobilizes ("pins") 
the Fermi level. The observed capacitance in such a case is often smaller than 
the accumulation capacitance Cox. Fermi level pinning usually occurs for 
interface state densities close to and above 1013cm-2eV-1 . At these levels, 
MOS transistors would exhibit gains close to zero.
At the other end of the spectrum, near ideal behaviour is observed for 
interface state densities of less than about 1010cm-2eV-1 . Measurement tech­
niques therefore usually try to cover this range.
Terman211 devised a method of computing Djt from high frequency C-V 
data. For a given gate bias the difference in capacitance between an ideal, 
interface trap free capacitor, and the measured one is ascribed to surface 
states for states that can follow the ac signal:
Cit =  qDit(4 )  (5.1)
The capacitance of the ideal structure can be theoretically calculated as a 
function of the surface potential t/>s:
Chf cs(4) CoxCs( ^ ) F C ox (5.2)
A given capacitance corresponds to the same amount of band bending. By 
setting equal the capacitance of the ideal and actual capacitors one can deter­
mine the surface potential for a measured capacitance for the real structure as 
a function of the applied gate bias. From basic principles the change in band 
bending caused by a small change in gate voltage can be written as
C01dVG
C „ +  Cit(Vi) +  C M )
(5.3)






This method involves numerical differentiation of measured data and is not 
very sensitive in detecting very low (<  10l0cm~2eV-1) surface state concentra­
tions. For the calculation of Cs the actual doping profile of the measured 
capacitor needs to be known, making this evaluation very difficult in case of 
non-uniform dopant distribution throughout the wafer substrate.
Berglund212 devised a way of extracting surface state densities from low 
frequency C-iV data. This method avoids the differentiation of data found 
necessary for the high frequency method but requires the computation of an 
ideal C-V low-frequency curve with an associated undetermined constant. The 
interface trap density is related to the measured capacitance by
I i _  i I -
qDit c LF: c ox Cs (5*5)
Cs(^s) can again be calculated numerically, and can be related to Cs(Vq) by
A
V<;





The choice of the integration constant ipso directly influences Cjt, making the 
accuracy of the procedure a function of the chosen value. This constant is 
related to details of the fabrication procedure resulting in fixed and mobile 
oxide charges and interface charges. This technique of determining interface 
state densities also requires knowledge of the dopant distribution throughout 
the space charge region, as was the case for the high-frequency method.
The MOS ac conductance technique first developed by Nicollian and 
Goetzberger213 is considered the most reliable and complete technique to 
measure surface state densities. We will not go into the details of the complex 
theory but rather sketch the procedures necessary for a characterization. The 
basic idea is that capacitor losses are directly related to interface trap
Gp
phenomena. By measuring —— vs w and C(w) one can determine the essential
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Computer programs have been written that automate the curve fitting 
and extraction of the parameters. This method involves a considerable amount 
of computation and is not suited for quick evaluations. For our purposes the 
conductance technique was not considered as suitable because of the 
difficulties in measuring conductance data with the required accuracy in the 
presence of high leakage oxides.
The capacitors for the interface evaluation of the novel polyoxide/ELO 
interface consisted of stripes, 450 yum long and 3 /un wide. This structure was 
necessary because of the limited amount of overgrowth that could be obtained. 
The design of a long narrow stripe effectively represents a distributed parame­
ter transmission line and can only for small enough frequencies be approxi­
mated as a lumped circuit. Even then it has to be considered as an RC filter 
with a corner frequency above which considerable damping of the applied sig­
nal takes place. We observed experimentally that accumulation capacitance 
values became noticeably smaller once measurement frequencies exceeded 
about I MHz. The rather high leakage of the thin polysilicon gate oxide con­
tributed a larger error to the conductance of the structure than to the suscep- 
tance. For these reasons the quasi-static method combined with high- 
frequency C-V was employed to obtain interface state densities for the 3-D 
stacked device.
5.3 Quasistatic D-It Measurement
The acquisition of true low-frequency C-V curves is difficult for semicon­
ductors having long carrier lifetimes. For modern devices, measurement fre­
quencies of less than I Hz would be required. Kuhn214 suggested instead to 
apply a slow, "quasi-static" voltage ramp to the gate of MOS devices and to 
measure the resulting displacement current to obtain the low frequency C-V 
characteristic. If the ramp rate is slow enough the device can maintain quasi- 
equilibrium.
To extract interface state densities versus bandgap energy by the low fre­
quency method as developed by Berglund and the quasi-static technique as 
suggested by Kuhn, the measured data was to be compared with calculated 
data.for a theoretical ideal capacitor. This leads to a problem with interface or 
oxide charges that lead to a shift of the C-V curve along the voltage axis. The 
shift depends on fabrication conditions and cannot be easiliy predicted. In
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addition, a priori knowledge of the dopant profile throughout the space charge 
region is required.
Castagne and Vapaille215 proposed to compare the experimental low- 
frequency or quasi-static C-V curve with an experimental high-frequency curve 
of the same device to extract interface state data directly without the compu­
tation of an ideal C-V characteristic. The suggested method made use of the 
frequency response of interface states. At high enough frequencies interface 
trap levels cannot be emptied or occupied fast enough to follow the applied 
small signal and thus contribute to a change in capacitance. .
5.3.1 DataAcquisition
An experimental set-up for interface state density extraction by the high- 
frequency/low-frequency or quasistatic method had been developed previously 
in our laboratory by J. Shields.216 In this set-up, the high-frequency measure­
ments were made with an HP-4274A LCR Bridge at IOOkHz, and the quasi- 
static data was acquired with an HP-4140B Pico-amperemeter. The measure­
ment instruments were controlled by a desktop computer that also collected 
and plotted the data. The data could then be transferred to a miniframe com­
puter for further analysis.
In the quasi-static method, the capacitance is evaluated from the dis­






where R is the gate voltage ramp rate. If there are leakage currents through 
the dielectric that are similar in magnitude or even larger than the displace­
ment current, erroneous capacitance values are obtained by this technique. 
Since we needed to measure capacitors whose dielectrics were oxidized polysili­
con, which exhibits leakage currents much larger than those of oxide ther­
mally grown on silicon, this problem was of serious concern.
A modified quasi-static measurement technique that can obtain accurate 
capacitance measurements even in the presence of leakage currents was 
developed by Mego217 and subsequently implemented into the Keithley 595 
Quasistatic C-V Meter, a commercially available instrument. In this instru­
ment, the device under test is made part of the feedback loop of an integrator. 
A small voltage step is applied and the resulting integrator output voltage is 
measured three different times. The change in output voltage is related to the
5
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Figure 5.1: Quasi-static C-V measurement instrumentation
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Figure 5.2: Quasi-static C-V measurement timing diagram
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Figure 5.3: HF-LF C-V measurement instrumentation set-up
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The current Ix may be composed of the displacement current through the 
capacitance to be evaluated plus some leakage current. To discern the two, 
three successive measurements of the charge or integrator output voltage are 
made as shown in Fig. 5.2. The slope in the curve is due to leakage current 




The leakage current is determined by
T _  Q _  Q2 -  Qs
i Ieak xt to
(5.11)
Thus, the corrected capacitance can be computed by
/  \
(W lay +  M
Cx (corrected) Cx - t V,step
(5.12)
The Keithley 595 was substituted for the HP 4110 Pico-amperemeter in 
the original experimental set-up and operated under control of the desktop 
computer. The software for data acquisition was modified to accomodate the 
quasi-static CV-meter. The C-V measurement instrumentation set-up is illus­
trated in Fig. 5.3.
5.3.2 Data Analysis
A simple electrical equivalent for an MOS structure is shown in Fig. 5.4. 
At high enough frequencies, only C0 and Cs will contribute to the measured 
capacitance. C0 is basically independent of bias, while Cs changes with the 
applied gate voltage. A perturbation of the ideal gate voltage, shown as AVjt , 
takes place due to interface traps for the high frequency limit as well as for 
the low frequency limit. At low frequencies, interface traps start to follow the 
applied signal and contribute a capacitance Cjt . To obtain an accurate picture 
of interface state densities, the high frequency measurement has to be done at 
frequencies where most of the surface states cannot follow the signal any more, 
yielding zero Cjt . On the other hand, the low-frequency or quasistatic meas­




Figure 5.4: MOS capacitor small signal equivalent circuit
occupied fast enough to follow the applied gate bias. In practice, both limits 
cannot be reached, i.e. there will always be some very fast and very slow states 
that will not be detected by this method.
To simplify the analysis procedure the following assumptions were made:
1. A true high-frequency C-V characteristic is obtained at 100 kHz.
2. Oxide thickness and average dopant concentration in the semiconductor 
can be obtained experimentally with good accuracy.
3. Leakage currents are small enough to not significantly disturb the high- 
frequency C-V characteristic. For the quasi-static measurement, leakage 
is compensated for,
4. The voltage sources for the LCR bridge and the quasi-static C-V meter 
are synchronized.
Then, for the high-frequency limit one can write
Ch f -  C0 (5. 13)
and from this equation
_ _ Cgp
Cs — C0 —
V0 -  Vgp
In the low-frequency limit, one can write
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Clf
(Cs +  Cit)
° C0 +  Cs +  Cit 





The interface state density per area and eV is then simply obtained by divid­





To correlate the interface state density with the band gap energy at which it 
occurs, a relationship between the high-frequency capacitance, the gate vol­
tage, and the surface potential has to be established. For that purpose one can 
write for a depleted n-type semiconductor
V VeUs - U 5 (5.18)
iv XA few - —  or more into depletion, with Us>2Up one can write (5.18) as
Cs ~ V QesNo —12 kT V - U s - I




The surface potential can be written as ifis 
solved for ips as
C02kT
Q2esN0
(I +  Us)
kT
(-U s - 1) (5.20)
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Equation 5.18 is only valid in the depletion region and therefore the 
analysis procedure as described above can obtain useful results only over the 
respective gate bias range. As will be discussed further down, the highest accu­
racy using this method is obtained for states near midgap.
The electrical equivalent circuit for the 3-D stacked capacitor shown in 
Fig. 3.5 is composed of the capacitance under investigation, Celo > and the 
parasitic capacitances CpatJ and Cs^bstrate- Experimentally, only the total 
capacitance Ctotai could be measured. To obtain Celo the parasitic capaci­
tances were subtracted from the measured data after the completion of the 
measurements. For that purpose, another similar capacitor structure but 
without any overgrowth was placed right next to the 3-D capacitor on the 
same die. The separation between these two structures was about 200 /mi. The 
C-V for this non-ELO capacitor was taken first and recorded. Thereafter the 
C-V for the 3-D structure was taken. From geometrical dimensions the capaci­
tance per unit area for the non-ELO device was computed and multiplied with 
the area of the ELO device facing the wafer substrate. The resulting "bottom" 
capacitance , i.e. Cpa(j + Csubstrate was then subtracted from the total ELO 
capacitance to obtain Celo- This procedure was repeated for each gate bias 
at which data was taken.
If the parasitic capacitances and Celo had similar values and threshold 
voltages, large errors could be introduced into the entire analysis. However, as 
was discussed in Chapter 3, the threshold voltages of the parasitic devices 
were fixed at large negative values such that these capacitances stayed in accu­
mulation under all gate bias voltages of interest. Thus, a constant, basically 
frequency independent capacitance was measured for these structures. Also, 
the bottom field oxide was about four times as thick as the polyoxide. For 
similar areas, the accumulation capacitance of Celo was therefore about four 
times as large as the combined substrate capacitances.
The long narrow stripes had potential to introduce considerable error into 
the analysis procedure due to overetching, as shown in Fig. 5.5, thereby hav­
ing the actual capacitor area deviate from its drawn dimensions. For that rea­
son in many instances scanning electron micrographs were used to determine 
the actual width of the fingers that composed the 3-D capacitor. The thickness 





Figure 5.5: Overetched polysilicon finger structure
Gate Bias [V]
Figure 5.6: Total high-frequency capacitance exhibiting lateral effects
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measuring a large area metal/polyoxide/polysilicon capacitor provided on each 
die for that purpose.
One of the major advantages of the high-low frequency method is that no 
a priori knowledge of the actual dopant profile throughout the semiconductor 
bulk has to exist. Furthermore, no theoretical calculations are necessary to 
extract interface state data. There are two major sources for error in this 
analysis. The first stems from the subtraction of two nearly equal quantities, 
and the other from the error in obtaining true quasi-static and high-frequency 
G-V characteristics.
The round-off errors in the interface state contribution to >the capaci­
tance, Cit, resulting from the subtraction of Chf and Clf can be derived as210
d c it _ Ghf/C lf dCjfF I <1Clf
Git l  — Chf /C lf ; Chf I — Chf /C lf j Clf
As Chf and Clf approach each other, as is the case when the capacitor is 
biased close to or into the accumulation region, the relative error becomes 
very large. Also, for low interface state densities Chf and Clf will be very 
similar in the depletion region, thereby imposing a lower bound on the 
minimum detectable trap density.
Additional errors are introduced due to the use of a 100 kHz C-V curve 
for the high-frequency characteristic as some interface traps can still follow 
the signal at this frequency. For the quasi-static characteristics, errors are 
introduced due to the low current levels employed in the measurement. The 
actual capacitance measurement accuracy is reduced by the necessary subtrac­
tion of the parasitic bottom capacitances from the total capacitance. The 
Keithley capacitance meter has an accuracy of ±1% of the reading +  O.lpF in 
the 200 pF range, excluding noise. For metallized wafers, the parasitic capaci­
tances amounted to about 50 % of the capacitance of interest, Celo • -Ajs a 
result, the total accuracy of measuring Celo was less than ±  2.5%, noise 
related errors excluded. At the current levels employed, noise did however con­
tribute noticeably to measurement fluctuations.
The relation between a certain interface state density and energy level in 
the band gap is obtained by comparison of the measured high-frequency capa­
citance with the theoretically computed one. Since for the theoretical compu­
tation idealized conditions such as no interface states and constant doping 
level throughout the semiconductor are assumed, attributing interface states 
to a certain energy level is dependent on how exact the actual structure
resembles the ideal one. In case of grossly varying dopant profiles this attribu­
tion will contain large errors.
In summary, Djt can be measured most accurately for energies close to 
midgap, since in this region the difference between the high-frequency capaci­
tance and the quasi-static capacitance are maximized. Furthermore, low dop­
ing in the semiconductor material minimizes errors due to the failure to obtain 
true low- and high-frequency characteristics. For a doping of about 1016cm-3 , 
the minimum detectable surface state density is in the range of 1-2 
IO11Cm-2CY-1.
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5.4 SOI Interface Characteristics
- ■ ■ . ■ ■ 4 .
To our knowledge, there has been no report in the standard literature on 
the electronic characteristics of a structure where the oxide is not thermally 
grown on silicon, but rather silicon is epitaxially grown over the oxide. Such 
interfaces also exist in advanced bipolar and proposed BiCMOS technologies 
that employ selective epitaxial growth for devices. Employing the measure­
ment techniques described in the previous chapter, and drawing from the 
results of the basic fabrication process development work, the interface pro­
perties of the novel polysilicon/ polyoxide/ELO structure were studied to 
extent the design work towards the fabrication of a 3-D stacked PMOS 
transistor as described before.
The substrates used for fabrication of the devices were (100) oriented 
IOO-Q-Cm n-type 75 mm wafers. After initial cleaning, phosphorus was 
implanted to adjust the threshold voltage of the field oxide to about -40V in 
all but the first batch of wafers. The high-frequency C-V plot of CtQtaI and 
Celo f°r devices from that first run are shown in Fig. 5.6. The threshold vol­
tages for the top as well as the bottom capacitance were about -3 Volts. One 
can observe a dip in the high-frequency C-V curve around -5 Volts. The capa­
citances at gate biases smaller than -5 Volts were strong functions of the meas­
urement frequency. It was concluded that the small width of the gate electrode 
fingers caused lateral ac current flow for the bottom capacitance Cgubstrate 
when it was biased into inversion.21® It is apparent that no useful interface 
state data can be extracted from such a structure. For all devices processed 
subsequently the large negative threshold voltage effectively prevented the 
occurrence of lateral effects.
Field oxide was grown to a thickness of 400 nm at 1100° C in steam in a 
conventional oxidation furnace. Polysilicon was deposited in an LPCVD
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reactor at 5800 C to a thickness of about 300 nm. An implant dose of 
IO16Cm-2 of phosphorus at an energy of 125 keV, in conjunction with the 
small grain size of the low temperature polysilicon, helped to maximize break­
down field strength of the thin (100 nm) polyoxide, grown subsequently at 
1100* C in oxygen.167’219 Between the implantation and the oxidation, the 
polysilicon was patterned by conventional lithography and dry etching such 
that gates were aligned along the <100> direction to minimize faceting in the 
subsequent epitaxial growth.
Seed windows were cut into the field oxide and the epitaxial lateral over­
growth was carried out.
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Figure 5 .7 :1-V curve for ELO capacitor with epitaxy grown a t 900 'G
The growth procedure began with a 5 min. prebake at a pressure of 150 Torr 
and a temperature of 930 * C, to remove native oxide from the seed area. Then 
the temperature was ramped to the growth temperature of 860* C, 900 ’ C, or 
950 ’ 0, and the ELO was initiated. Dichlorosilane was employed as the silicon
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source gas, HCI was introduced to prevent nucleation of polysilicon on the 
masking field and polysilicon gate oxide, and H2 was used as the carrier gas. 
Growth was stopped when the polysilicon gates were completely overgrown 
with epitaxial silicon. Growth rates were typically in the order of 0.1 jum/min. 
The resulting ELO thickness was between 6 to 8 /J,m.
After the epitaxy the wafers received a blanket implant to form highly 
doped contact regions to the ELO, followed by a 10 minute wet oxidation at 
9200 C to activate the implanted phosphorus. Contact window areas were 
patterned and wet etched. Metallization (ALSi) was carried out on some 
wafers, while others remained without a metal layer for further processing. A 
detailed description of the processing sequence for the 3-D capacitor fabrica­
tion can be found in appendix A.
Before the time-consuming task of taking high-frequency and quasi-static 
C-V characteristics was begun, a yield map for each wafer, indicating all 3-D
. ' ,-I
stacked capacitor devices that exhibited small leakage currents under 15 Volts 
bias stressing, was drawn. Wafers that were exposed to epitaxy runs at 950 ° C 
showed no good devices (see also Fig. 4.11). Typical dielectric breakdown fields 
for good devices were 4 MV/cm, as shown in Fig. 5.7 for a device with 100 nm 
oxide thickness. Good thermal oxides grown on single crystalline substrates 
typically break down under fields in excess of 7 MV/cm.
High frequency C-V data was taken at 100 kHz and in some instances at 
I MHz between -8V and 8V for low-leakage devices, employing the measure­
ment techniques described above. Low frequency data was acquired by the 
quasi-static method discussed previously. The total capacitance in accumula­
tion was typically 18 pF.
A C-V characteristic for epitaxy deposited at 860 ° C is shown in Fig. 5.8. 
The contribution of the fixed bottom polysilicon to substrate capacitance has 
already been subtracted. The equivalent curves for epitaxy done at 9000 C are 
illustrated in Fig. 5.9. For the wafers where epitaxy was deposited at 860 ° C 
an average doping density at the polyoxide/ELO interface, and over the 
width of the depletion region, of Nd —1.7 1016cm-3 resulted from C-V 
analysis. For the wafers where epitaxy was deposited at 900 ° C a doping den­
sity at the polyoxide/ELO interface of Nd =  2.8 IO16cm-3 was extracted. 
These impurities are mostly due to outdiffusion of phosphorus from the 
heavily doped polysilicon gate during and after the epitaxy, as was also indi­
cated by the process simulations discussed in chapter 3. The threshold vol­





























re 5.8: Capacitance Celo for epitaxy grown at 860. * C
900°C epitaxy
Gate Bias [Volts]
Figure 5.9: Capacitance Ce lQ for epitaxy grown at 900’ C
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respectively. Apparent fixed charge densities (Qf ) were -1.7 IO11 cm-2  for the 
8600 C wafers and 4.0 1010cm-2 for the QOO0C wafers. Bulk control MOS 
(Al-Si) capacitors subjected to equivalent processing conditions exhibited 
apparent fixed charge densities of -5 IO11Cm-2 . A summary of various param­
eters for the differently processed capacitors is shown in Table 11.
T ab le  H
Parameters of capacitors fabricated under different processing conditions.
Param. 860 ° C 900 ° C : 8600 C ann. 9000 C ann. Al-Si
Qf [cm-2] -1 .7  IO11 3.7 IO10 4.7 IO11 4.0 IO12 -5 .0  IO12
Vth [V] -2.09 -3.6 -5.86 -5.31 -0.718
VFB [V] 0.63 -0.20 -2.55 -2.15 -0.15
Cfb [p F] 10.1 12.8 10.1 12.7 5.0
N0 [cm-3] 1.7 IO16 . 2.9 IO16 2.6 IO16 2.4 IO16 6.9 1013
Up -14.49 -15.03 -14.94 -14.85 -9.0
Interface state densities were extracted from the HF-LF C-V data, and 
are plotted in Fig. 5.10. The minimum interface state density of 
Dit = 2  IO11Cm-2- eV-1 is obtained near midgap, and is basically independent 
of the epitaxial deposition temperature. However, the epitaxy grown at 900° C 
appears to lead to a flatter interface state density distribution over the band 
gap. It should be noted that data close to the band edges need to be treated 
with caution due to possible large errors in these regions. Furthermore, the 
correlation between interface states and energy at which they appear is most 
likely inaccurate, since for the positioning of the states in the energy gap a 
theoretical C-V curve with appropriate average and uniform doping was 
employed. As will be shown shortly, this assumption was not valid. Interface 
state densities below about IO11Cm-2BV-1 need to be treated with caution 
since they would be below the accuracy of the measurement procedure. For 
the interface trap density extraction it was assumed that the majority of the 
interface states had associated time constants much larger than those required 
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Figure 5.11: Capacitance Celo for epitaxy grown at 860 *C, after 10 nain.
anneal in H2 at 1000 * C
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Although the exhibited interface characteristics were much better than 
expected, and certainly sufficient to fabricate MOS transistors, we investigated 
the effect of a high-temperature post-epitaxy anneal on surface state densities. 
For that purpose, wafers were subjected to a 10 minute bake in pure H2 at 
10000 C just before metallization.220 Respective C-V characteristics and Djt 
data is plotted in Figs. 5.11, 5.12, and 5.13. A large negative shift in .thres­
hold voltage was observed. The negative shift may have been due to dopant 
outdiffusion out of the heavily doped polysilicon gate. Temperature bias stress­
ing of the devices did not reveal any measurable shift of the C-V curve along 
the voltage axis. A remarkable decrease in the number of interface states is 
apparent for the weak depletion region. Here interface state densities are 
below the detection limit of about IO11Cm-2CV-1 . The number of interface 
states in the weak inversion region however did not drop significantly. MOS 
transistors are usually operated under such biasing conditions.
The epitaxial overgrowth of oxidized polysilicon with monocrystalline sili­
con at temperatures around 900 ’ C leads to an interface that exhibits rela­
tively good electronic characteristics. Normal S i/S i02 interfaces created by 
thermal oxidation of silicon, where interface state densities directly after oxi­
dation increase with decreasing temperature typically have surface states in 
the low 1012cm-2eV-1 range for dry oxidation around 900 ° C.210 The as 
grown new ELO-device compares very favorably having 2xlOn cm-2eV-1 . In 
the Purdue Laboratory, Al-Si MOS capacitors on (100) Si wafers exhibit about 
1010cm-2eV-1 surface states after a postmetallization anneal.
For the 3-D structure it could be argued that trap densities should be 
quite high since the interface between the polyoxide and the ELO can consist 
of many crystallographically differently oriented planes due to asperities in the 
polyoxide. It has to be considered however that during the epitaxial growth, 
when bonding between the silicon and the oxide takes place, a vast supply of 
H2 is available from the growth ambient. Chernov and Rusaikin137 had 
analyzed adsorption layers in the Si-H-Cl system and found that under certain 
conditions equilibrium coverage of the silicon surface by H and Cl was nearly 
complete, leaving only few vacant adsorption sites. This could imply that 
sufficient Hg is trapped during the overgrowth process at the ELO-Si/Si02 
interface to neutralize interface traps even without subsequent annealing in 
appropriate ambients. Furthermore, the Cl could help in gettering impurities 
if it was present in a chemically active form at the low temperature employed 
during the epitaxy.
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Figure 5.12: Capacitance Celq for epitaxy grown at 900 * C after 10 min.
anneal in Hj at 1000 * C
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Figure 5.13: Interface state density Dit 33 a function of band gap energy for
epitaxy done at 860 * C and 900 * C, after 10 min- anneal in Hj at 
1000 * C
The similar values of surface state densities at midgap for epitaxy runs 
done at 860 * C and 900 ° C could have resulted from the equivalent postepitax- 
ial processing, since during this fabrication stage wafers would have been 
annealed at equivalent temperatures. Surface state densities directly after the 
epitaxial deposition were not investigated due to the difficulties in making 
contact to the lightly doped (autodoped) ELO material.
Employing experimentally obtained average dopant levels and oxide 
thickness, high-frequency and low-frequency capacitances were computed 
theoretically and compared with measured data in Figs. 5.14 to 5.16. The 
theoretical computation was done using exact charge analysis and assumed a 
uniformly distributed dopant profile away from the interface as well as a uni­
form interface state distribution across the bandgap of 109cm-2eV-1 . The 
underlying theory and a suitable program to carry out the analysis have been 
described elsewhere. 216 The experimental C-V curves are quite different from 
the calculated theroetical form. It appears that at the onset of depletion, 
changes in capacitance with changing gate bias are much smaller for the 
experimental data than for the computed one. This can be caused by a highly 
non-uniform dopant profile close to the interface, as was also indicated by pro­
cess simulations discussed in chapter 3, or by a high concentration of interface 
states, or both. At small gate potential changes from accumulation biasing 
towards depletion biasing, the large number of ionized donors near the inter­
face requires only a small change in depletion layer width to balance the 
charge on the gate. As gate charge increases, the depletion layer extends into 
less and less doped material some distance away from the surface. At that 
point the change in depletion width becomes more sensitive to changes in gate 
charge and the G-V curve becomes steeper than the theoretical curve where an 
average dopant concentration was assumed. The low-frequency curve reveals 
that a significant number of interface states exist, since the minimum meas­
ured low-frequency capacitance is considerably higher than the minimum com­
puted one.
5.5 3-D PMOS Transistors
The investigation on the polyoxide/ELO interface had revealed that rea­
sonably good characteristics could be obtained and that modulation of the 
channel region between accumulation and inversion was possible. This was a 










Figure 5.14: Comparison of experimental and ideal LF C-V curve for epitaxy
grown at 860 0 C





Figure 5.15: Comparison of experimental and ideal HF C-V curve for epitaxy
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Figure 5.16: Comparison of experimental and ideal LF and HF C-V curves for
epitaxy grown at 900c C
Figure 5.17: Scanning electron beam micrograph of a 3-D PMOS stacked
transistor with 1.4 pan thick overgrowth
It has been mentioned previously that SOI transistors can overcome some 
of the inherent limitations of bulk devices such as lateral isolation and latch 
up, short-channel effects, parasitic capacitances, and radiation tolerances. In 
the case of very thin SOI films, additional improvement is possible by volume 
inversion. 221,222 In this case, the theoretical bulk depletion width is larger 
than the SOI Si thickness. Under appropriate biasing conditions, this leads to 
the inversion of the entire SOI layer. Thus, minority carriers, which are 
responsible for current transport in MOS transistors, are no longer confined to 
a narrow surface region, greatly enhancing device performance. However, for 
3-D CMOS the SOI layer thickness would have to be less than about 0.3 fim 
which is difficult to achieve. *
Another set of wafers was prepared, and processed equivalently to those 
employed in the fabrication of stacked capacitors up to the epitaxy. 
Thereafter a plasma nitride layer of 0.5 /im thickness was deposited and the 
wafers were send away for chemo-mechanical polishing planarization. This 
planarization resulted in ELO between 0 and 4 (xtci thick. The exact thickness 
above the polysilicon gate was difficult to evaluate since it was not known how 
much nitride was removed during the polishing. On two of the wafers, ELO 
thickness above nitride varied between 0.2 and 1.8 fmx, and these wafers were 
used for further fabrication towards a stacked PMOS transistor.
A blanket phosphorus implant was carried out to set the ELO surface 
threshold voltage to a large negative value, thus preventing inversion and 
associated short circuits between the PMOS source and drain regions. This 
implant was not masked because the required negative resist did not allow for 
the resolution of the 3 /um wide features. Process simulation had however 
indicated that masking was not necessary and the n-doped layer could be 
counterdoped during the p+ source and drain implants. A plasma oxide of 
0.25 fJ-m thickness was deposited and a lithography with subsequent wet etch­
ing was carried out to define openings for the source and drain implanted 
regions. For the formation of the source and drain, a double implant was 
designed such that the predicted junction was 1.25 ^tm deep away from the 
ELO top surface and a doping concentration of about IO20cm-3 at the surface 
resulted after process completion to allow for low resistance contacts. The 
implants were annealed and driven in an oxidation furnace for about 20 min. 
at 9200 C. Thereafter lithography and wet etching was done for the contact 
regions. Since the polysilicon was still covered with some nitride from the 
planarization procedure, a nitride etch in hot boiling phosphoric acid was car­
ried out, followed by another contact lithography and wet etch to remove the
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remaining polyoxide in the polysilicon contact regions. To allow for eventual 
further high temperature processing, electrical testing commenced on a 
microprobe station without metallizing the wafers.
Fig. 5,17 shows an SEM microphotograph of a typical device. The thick­
ness of the ELO above the polysilicon gate, which appears blurry in the fore­
ground at the bottom of the picture is in excess of I fxm. The polysilicon is 
covered with about 0.3 /zm of plasma oxide, and there is a 0.1 /zm layer of 
plasma oxide on top of the ELO region that was not opened for contact and 
source/drain implant. The narrow line in the middle of the picture is the 
plasma oxide and nitride that masked the source and drain implants. This line 
was drawn as 3 /zm and exhibits signs of severe overetching. The ELO surface 
appears rough in some areas from a "descum" plasma etch.
The typical electrical characteristics of this device are depicted in Fig. 
5.18. This I-V plot indicates a short between the drain and source regions, 
most likely caused by lateral diffusion of the source and drain implants under­
neath the 0.8 /zm masked channel region. For most such devices, no modula­
tion of the source-drain current could be detected over a wide range of gate 
bias, i.e. from +15 V to -15 V. This doesn’t come as a complete surprise since 
the ELO thickness is in excess of the maximum allowable value of I /zm. A 
significant misalignment of more than about one /zm between the source/drain 
regions and the polysilicon gate, even though not observed for this particular 
device, could have had the same effect. This misalignment was definitely 
observed on every wafer in some regions, due to uncontrollable thermal expan­
sion of masks and wafers between successive masking steps. A second reason 
for the observed behaviour could have been that the low resistance short cir­
cuit masked out any high-resistance modulation of the conducting channel. 
The short circuit for the 20/5 transistors had values of a few hundred ohms 
while typical values for PMOS transistors are several thousand ohms at small 
drain voltages.
Since it appeared that source and drain were short-circuited at the ELO 
top surface, a silicon plasma etch was carried out to form a mesa above the 
polysilicon gate area. The ELO right above the channel region was thus about 
0.3 /zm higher than anywhere else. This procedure yielded some working dev­
ices, where no source-drain short circuits were observed and the channel 
current could be modulated by the buried polysilicon gate. An SEM micro­
graph of a working device is shown in Fig. 5.19. Here the seed hole was 
located at the right side of the polysilicon line which can be seen in the middle 
at the bottom of the picture. The ELO Si extended from the right side of the
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Figure 5.18: I-V characteristics of bad 3-D stacked PMOS transistor with
source-drain short circuit
Figure 5.19: Scanning electron beam micrograph of a 3-D PMOS stacked
transistor with 0 .8  jum thick overgrowth
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polysilicon gate forming the drain, to the left side where the source region was 
located. The most important observation is that the source region was con­
nected to the channel region only on small left-over strings of silicon. Further­
more, the thickness of the ELO above the polysilicon gate Was less than 0.5 
lim, The channel masked region was misaligned to the right with respect to 
the gate by about 0.3 fxm.
I-V curves for this device are shown in Figs. 5.20 and 5.21. It is apparent 
that the current was foremost limited by the small effective channel width at 
the source. This prevented the transistor drain current from reaching satura­
tion and also lead to very small currents for the transistor dimensions of 
10^m/3/um. The small effective channel length of less than I /urn may have 
contributed to the observed I-V characteristics. Even though the I-V charac­
teristics did not resemble that of a well behaved PMOS transistor, the drain 
current was modulated over 6 decades by the gate voltage.
Threshold voltages were a strong function of the applied drain voltage. 
Typical values were between 0 and 1.2 Volt. This could have been caused by 
the source and drain depletion regions which extended into a major portion of 
the ELO-SOI bulk material. The diode formed between the PMOS drain and 
the n-type substrate exhibited good characteristics but with a small reverse 
breakdown voltage, as shown in Fig. 5.22. Breakdown occured at about 12 V, 
which indicated that the junction was in the ELO material which exhibited 
some defects.
An attempt was made to simulate the observed transistor behaviour with 
the SPICE 223 circuit simulator. The experimental data could be approxi­
mated by a short channel transistor with large threshold voltage sensitivity on 
gate-bulk and gate-source bias, and large source and drain contact resistances 
as shown in Fig. 5.23. The simulation input file can be found in appendix D.
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C H A PT E R  6
SUMMARY AND PR O PO SE D  F U T U R E  R E SE A R C H
The purpose of this research was to develop a suitable processing 
sequence for the fabrication of three-dimensionally integrated devices. The 
development of even a conventional 3 /un CMOS technology from scratch is a 
monumentous undertaking where practical problems can be unsurmountable if 
no previous processing know-how is available. For that reason scaling of exist­
ing processes is preferred in industry over the design of a completely new pro­
cess which is time consuming, risky, and extremely costly.
In this work, a completely novel approach to SOI and 3-D integration was 
taken. While the ultimate goal of this research project, namely the fabrication 
of well behaved 3-D stacked PMOS transistors was not reached, transistor 
action was demonstrated. It can be assumed that process optimization would 
lead to better device performance. Hence, 3-D integration by epitaxial lateral 
overgrowth of monocrystalline silicon may be a viable alternative to other SOI 
technologies.
The key processing step in this new technology was selective epitaxial 
overgrowth. It was discovered that typical epitaxial growth ambients degrade 
the thin insulating and masking oxides present on wafers subjected to them. 
Tbis fundamental problem of SiOg disproportionation in the presence of low 
partial pressures of water vapor, oxygen, and silicon could be explained by the 
results of very recent related research on the effects of oxygen-deficient anneal­
ing ambients on thin gate oxides. Once understood, precautions were taken to 
prevent this degradation. As a result, lower epitaxial deposition temperatures 
were employed for selective silicon growth. This new understanding does not 
only apply to the case of 3-D ELO but to any S i/S i02 interface subjected to 
such conditions. It is particularly important for device isolation concepts mak­
ing use of SEG.
Low temperature epitaxy was thus required to maintain the integrity of 
the masking and the insulating oxide. However, this raised the problem of 
crystalline quality of the epitaxially grown silicon. It was commonly known
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that defect densities in epitaxial material increased rapidly as the epitaxial 
deposition temperature was lowered. Even though it had been demonstrated 
that residual oxidants in the growth ambient were partially responsible for 
this phenomenon, the exact relationship between the different components was 
not well understood by most researchers in the field. In this work a connection 
was established between the oxidant partial pressure in the growth ambient 
and deposition temperature. This relationship, derived from thermodynamical 
calculations for the Si-SiO2-O2-H2O system, was confirmed by experimental 
evidence, both from experiments carried out as part of this work and from 
results reported in the literature on the oxidation behaviour of silicon under 
low oxidant partial pressures. For MOS transistors, crystalline quality is not as 
critical in terms of gain and speed as it is for bipolar devices; however, 
subthreshold leakage current is influenced by defects in the source/drain to 
substrate junctions and thereby can perturb the devices’ switching behaviour 
significantly.
The results from the studies on oxide degradation and low temperature 
epitaxy indicated that suitable operating conditions for the fabrication of 3-D 
devices by ELO had to be a compromise between low epitaxial deposition tem­
perature to maintain oxide integrity and a required minimum temperature to 
obtain defect free material. Since the relationship between the given and con­
trollable system input parameters such as carrier gas moisture content, 
chamber pressure, and temperature was now understood, this compromise 
could be based on the data available. This subsequently led to typical operat­
ing temperatures for the Purdue epitaxy reactor system of about 900 * C, while 
it had been 950 * C before.
During the course of the investigation it became apparent that the ratio 
of horizontal to vertical growth rate or aspect ratio in selective epitaxial 
growth was essentially independent of operating conditions in the Purdue sys­
tem and fixed at a value close to one. Thus it was necessary to planarize the 
overgrowth crystallites from heights of about 10 fxm to about 0.5 ^m above 
the polysilicon gate. It seemed helpful if the silicon crystallites would have 
been of same height prior to this planarization procedure. For that reason an 
investigation was carried out to better understand the growth rate behaviour 
in the SiH2 Cl2 — HCl — H2 system.
It was determined that selective epitaxial growth was extremely sensitive 
to temperature as long as wafers were mostly covered with masking oxide. 
When masking oxide coverage fell below about 40 % growth became much less 
sensitive to changes in temperature to the extend that non-uniformities
comparable to those obtained in bulk epitaxy, i.e. about ±3% were obtained. 
Surface reactions on the masking oxide with related high activation energies 
were considered to be mainly responsible for the extreme temperature depen­
dence observed in selective epitaxy on wafers mostly covered with oxide.
For a uniform planarization of material 10 /rni thick, to material I yum 
thick an initial non-uniformity of ±5% would map into a non-uniformity of 
±50% for the final film. For the 3-D CMOS process this could not be tolerated 
and a planarization procedure had to be found that would tolerate initial large 
non-uniformities and yield final films of high uniformity.
The solution to this problem was found in chemo-mechanical polishing of 
the wafer with plasma deposited oxide or nitride as an etch stop. However, 
due to the lack of appropriate equipment and experience, the work was per­
formed out of house. This step, first viewed as rather trivial, became one of 
the main obstacles in obtaining a working stacked PMOS device.
To evaluate the critical properties of the novel polyoxide/ELO interface, 
a new stacked capacitor structure was designed and built. For that purpose 
no planarization was necessary. The electrical test revealed reasonably good 
device behaviour, with surface state densities as low as IO11Cm-2CV-1. It was 
thought that the abundance of hydrogen during interface formation helped in 
obtaining low surface state densities. Annealing in pure hydrogen at elevated 
temperatures did result in improvements of interfacial properties for the weak 
depletion region. It was determined that the interface created by the epitaxial 
lateral overgrowth of silicon over oxidized polysilicon did result in interfaces 
that were suited for the fabrication of MOS transistors, even though a further 
reduction in interface states was desirable. However, no further effort Was 
expended to improve the electronic characteristics of that interface. However, 
an attem pt was made to fabricate a stacked PMOS transistor. This attempt 
was partially succesful as transistor action was demonstrated.
Three problems could be identified that were at least in part responsible 
for extreme difficulties in obtaining working stacked PMOS transistors. First, 
the planarization was not optimized. As a result, the thickness of the ELO 
material was in many areas of the wafer larger than about 1.5 ftm, although 
this thickness was difficult to measure. The large thickness prevented the sub­
sequent source and drain implant from reaching to the buried gate; thus, a 
conducting channel was not connected to the source and drain regions. 
Secondly, to form the top source and drain regions, an implantation mask had 
to be aligned to the polysilion gate with high accuracy, i.e, better than 0.8 /rni.
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This was difficult to do technologically. The use of borosilicate glass masks 
with a thermal coefficient of expansion of 37 x IO-7 cm/cm ° C and an 
estimated temperature variation of 5 0C between successive alignments 
resulted in changes of 1.5 /an for points initially 7 cm apart which clearly can­
not be tolerated when alignment accuracies of better than I jum are required. 
Misalignment would result in gaps between the conducting channel and the 
source or drain implant. Thirdly, a high energy high dose implant was 
required to implant source and drain regions that would reach at least I ixm 
down into the ELO substrate. The associated straggle and lateral diffusion in 
conjunction with the required slight overdeveloping and overetching of the 
masked backside channel region lead to the result of shortcircuited PMOS 
source and drain.
To obtain a higher yield and better performance of 3-D stacked PMOS 
transistors the mask set as well as the process have to be refined. Specifically, 
the mask used for the definition of the source and drain implanted regions for 
the top device need to be redesigned such that the necessary overetching and 
overdeveloping as well as lateral diffusion during annealing is compensated for. 
However, it would still be challenging to obtain good area definition in the 3 
[Mn range by wet etching and in the presence of non-negligible environmental 
temperature and humidity changes. To that end, the use of better controlled 
processing areas and alignment equipment which are now available in the Pur­
due laboratory may be required. The second major problem was the ELO 
planarization. This step is not trivial and requires a lot of expertise in polish­
ing techniques. The development of know-how in that area in house may 
become necessary to reduce turn-around times and to optimize the planariza­
tion step as circumstances require.
Practical aspects of the new technology have yet to be investigated more 
closely. This particularly concerns dopant redistribution during the epitaxy 
and during the top transistor source/drain drive in. The top transistor thres­
hold voltage shift due to outdiffusion of the dopant used for the polysilicon 
implant and bottom transistor junction movement during the high tempera­
ture polysilicon oxidation are problematic. Here very recent research on 
plasma-deposited polysilicon oxides224  may be helpful. Additional research is 
needed to establish maximum selective epitaxial growth rates with no nuclea- 
tion as a function of deposition pressure, deposition temperature, and wafer 
oxide coverage.
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T ie  redesign of the masks and the other process refinements had to be 
expected as there was basically no information whatsoever on 3 pt,m processing 
in the Purdue laboratory when work on this project began. However, it has 
been demonstrated that 3-D stacked active devices can be fabricated by ELO 
and it is hoped that as a result of this research 3-D CMOS SOI technologies 
will become a reality in the near future.
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APPENDIX A
3D CMOS Run Sheet for OG Cap. Evaluation.
Date/time
1. Obtain an n-type substrate.
3" diameter
resistivity: 50-100 Q-cm
orientation: (1 0 0 )
2. Mark wafer on backside
3. Ultraclean wafer
5 min. TCA in US cleaner 
5 min. acetone in US cleaner 
2  min. methanol rinse 
I min. rinse under flowing DI 
Blow-dry wafer with dry nitrogen
Mix 5 parts H2SO4 with 2 parts H2O2 and leave wafers in this solution 
for at least 5 minutes
5 min. rinse under flowing DI. THIS IS VERY IMPORTANT. NO SHORTCUTS 
HEREasitwillhavedisastrouseffectslateron
4. Implant threshold adjust
Species: Arsenic
Energy: 25 keV
Dose: 10 15 cm *2
5. Ultraclean wafer
6. Field Oxide (4000 - 4400 A)
push: 3' N2  @ IlOO0C
purge: 5' N2 (S) HOO0C
drive-in: 35' H2  bum @  IIOO0C Tube #4
purge: 5’ N2  @ IlOO0C
pull: 3' N2  @ IlOO0C
7. Ultraclean or direct transfer to LPCVD
If wafer is directly transferred from oxidation furnace 
to LPCVD tube without having it stored somewhere for more 
than about one hour no ultraclean is necessary.






10. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10'
11 . Apply adhesion promoter HMDS
Subject wafers to HMDS-vacuum for 5 min.
12. Apply AZ-4110 positive photoresist
30" @ 5000 rpm
Blow wafer off with dry nitrogen prior to applying resist.
13. Place wafer in prebake oven.
Temperature: 90°C
Time: 30'
Use the big BLUE-M oven. DO NOT USE THE SMALL 
PREBAKE OVEN ON THE SPINNER BENCH.
14. Expose mask #2 (poly gate).
setting on Cobilt: approx. 20
This has to be adjusted such that development 
time is between 60 and 90".
Clean mask before using it in ACE/METH/DI.
Align wafer flat such that it is 45° off of the mask edge 
that faces you.
15. Develop AZ-4110 positive photoresist.
Developer AZ400K: H2O 1:4,60-90"
Try to obtain sharp comers and no ragged edges. This 
usually indicates optimized exposure and development times.
Don’t think it’s o.k.! Overexposure and overdeveloping by just 
0 .5  pm leads to 50% linewidth loss for the most critical devices!
16. Inspect under microscope
17. Place wafer in hardbake oven.
Temperature: 120°C
Time: 2 0 '
18. Plasma-etch polysilicon .
Use Technics system 
CF4  mass flow: 30 on rotameter




Time: 1-4', depending on loading
This step is no fun. It is very easy to overetch the 2 pm polygates.
Stop the etch often and inspect ALL wafers. Change position of wafers 
before continuing. The Technics system is not very consistent. Don't assume 
because it took 3 min. last time it’s going to take 3 min. this time! Eventually 
try wet etching (see thesis of John Denton) or a dedicated polyetcher which will 
hopefully become available soon.
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19. Inspect.





Dose: 10 16 cm *2
23. Ultraclean wafer
24. Polysilicon oxidation (900 A)
push: 3' N2  @ HOO0C
purge: 5’ N2  @ HOO0C
drive-in: 35’ O2  @ IIOO0C Tube #5
purge: 5' N2  @ IlOO0C
pull: 3' N2  @ IlOO0C
25. Ultraclean wafer ___ _
26. Place wafer in hardbake oven. _____
Temperature: 120°C
Time: 10'
27. Apply adhesion promoter HMDS _____
28. Apply AZ-4110 positive photoresist _____
30" @  5000 rpm
29. Place wafer in prebake oven. .
Temperature: 90°C
Time: 30’
30. Expose mask #3 (seed windows). _ _ _ _
setting on Cobilt: approx. 20
This has to be adjusted such that development time is between 60 and 90".
This alignment is critical. Misalignment needs to be less than about O.Sfim. Good 
luck! liie seeds are aligned to the polygates. Use the alignment markers for 
alignment. Set MASK SEPARATION to max. value. Align the center die visually 
first. Then align the die borders. Thereafter align the text CAPTEST SEED to the 
text CAPTEST POLY. Now the chances are minimized that you will align to the 
wrong alignment markers. Reduce MASK SEPARATION more and more as the 
alignment zeros in. If the THETA turn knob runs out of range, bring the wafer into 
contact with the mask and then turn the knob back a few turns. Therafter separate 
mask and wafer again. It will be difficult at best to align both left and right field 
' perfectly. Concentrate on just one field. Shut off vibration causing equipment such 
as the big airconditioners.
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31. Develop AZ-4110 positive photoresist. _____
Developer AZ400K : H2O 1:4,60-90"
There is no margin for overdeloping! Zero! If you do not see a little space between 
the polysilicon and the seed hole edges, or if you see a lot of notches in the seed 
hole lithography, DO IT OVER. Otherwise, the next week of work will be a waste 
of time. Reflective notching sometimes occurs when either prebake temperature was 
too low or exposure was too long. Try to reduce exposure time and lengthen 
development time.
32. Inspect under microscope
33, Place wafer in hardbake oven.
Temperature: 120°C
Time: 20'
34. Etch oxide in BHF
Estimated etch time: 4.5 min. 
Record etch time: min.
No margin for overetching!
35. Inspect under microscope
36. Remove resist in solvents
37. Ultraclean wafer
38, Do selective epitaxy
Temperature: 900°C
Time: 55'
HCl mass flow: 0.59 slm
DCS mass flow: 0.22 slm
H2  mass flow: 60 slm
Wafers placed on susceptor outside.
There may be some nucleation. These values may require some 
adjustment.
39. Ultraclean wafer









42. Protective oxide (1000 A)
push: 3’ N2  @  920°C
purge: 5’ N2  @ 920°C
anneal: 2 0 ’ H2  bum @ 920°C Tube #4
purge: 5' N2  @ 920°C
pull: 3’ N2  @ 920°C
Here the slow push and pull are critical to reduce stressing of the composite 
structure.
43. Ultraclean wafer
44. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10’
45. Apply adhesion promoter HMDS
46. Apply AZ-4110 positive photoresist
30" @ 5000 rpm
47. Place wafer in prebake oven.
Temperature: 90°C
Time: 30’
48. Expose mask #5 (contacts).
setting on Cobilt: approx. 20
This has to be adjusted such that development 
time is between 60 and 90".
Alignment is to polysilicon. Can align to features.
Misalignment allowed is 1.5 pm.
49. Develop AZ-4110 positive photoresist.
Developer AZ400K : H2O 1:4,60-90"
50. Inspect under microscope
51. Place wafer in hardbake oven.
Temperature: 120°C
Time: 20'
52. Etch thermal oxide in BHF.
Estimated etch time: 2 min.
Recorded etch time: min.
53. Remove resist.




56. H2  anneal (optional)
Time: 10'
Temperature: IOOO0C
Carried out in epitaxy reactor. This step did’nt do too much in past 
experiments and may be ommitted.
57. UItraclean wafer
58. Place wafer in hardbake oven.
Temperature: 120°C
Time: 1 0 ’
59. Apply adhesion promoter HMDS
60. Apply AZ-4110 positive photoresist
30" @ 4000 rpm
61. Place wafer in prebake oven.
Temperature: 80°C
Time: 15'
Notice different temperature and time for lift-off!
62. Expose mask # 6  (metal definition).
setting on Cobilt: approx. 2 0
This has to be adjusted such that development 
time is between 60 and 90".
63. Develop AZ-4110 positive photoresist.
Developer AZ400K : H2O 1:4,60-90"
64. Inspect under microscope
65. Aluminum deposition.
Sputter to 5000A thickness (20 min).
6 6 . Inspect.
67. Metal lift off
20’ in acetone, short ultrasonic pulses. Needs time.
6 8 . Inspect
69. Metal anneal





3D CMOS Run Sheet for PMOS Transistor Fabrication
Date/time
1. Obtain an n*type substrate.
3" diameter
resistivity: 50-100 Q-cm
orientation: (1 0 0 )
2. Mark wafer on backside
3. Ultraclean wafer
5 min. TCA in US cleaner 
5 min. acetone in US cleaner 
2  min. methanol rinse 
I min. rinse under flowing DI 
Blow-dry wafer with dry nitrogen
Mix 5 parts H2 SO4 with 2 parts H2O2 and leave wafers in this solution 
for at least 5 minutes
5 min. rinse under flowing DL THIS IS VERY IMPORTANT. NO SHORTCUTS 
HERE as it will have disastrous effects later on
4. Implant threshold adjust
Species: Arsenic
Energy: 25 keV
Dose: I O 15Cm'2
5. Ultraclean wafer
6. Field Oxide (4000 - 4400 A)
push: 3' N2  @ HOO0C
purge: 5' N2  @ IlOO0C
drive-in: 35’ H2  bum @ IIOO0C Tube #4
purge: 5' N2  @  IlOO0C
pull: 3' N2  @ IlOO0C
7. Ultraclean or direct transfer to LPCVD
8. LPCVD polysilicon (3000 A)
Temperature: 580°C
SfflL̂ flow rate: 50 seem
Time: 60'
9. Ultraclean wafer




1 1 . Apply adhesion promoter HMDS
12. Apply AZ-4110 positive photoresist
30" <§> 5000 rpm
13. Place wafer in prebake oven.
Temperature: 90°C
Time: 30'
Use the big BLUE-M oven. DO NOT USE THE SMALL 
PREBAKE OVEN ON THE SPINNER BENCH.
14. Expose mask #2 (poly gate).
setting on Cobilt: approx. 20
Thishastobeadjustedsuchthatdevelopment
time is between 60 and 90". ‘
Clean mask before using it in ACE/METH/DI.
Align wafer flat such that it is 45° off of the mask edge 
that faces you.
15. Develop AZ-4110 positive photoresist.
Developer AZ400K: H2O 1:4,60-90"
16. Inspect under microscope
17. Place wafer in hardbake oven. .
Temperature: 120°C
Time: 20'
18. Plasma-etch poly silicon
Use Technics system 
CF4  mass flow: 30 on rotameter




Time: 1-4’, depending on loading
This step is no fun. It is very easy to overetch the 2 pm polygates.
Stop the etch often and inspect ALL wafers. Change position of wafers 
before continuing. The Technics system is not very consistent. Don't assume 
because it took 3 min. last time it's going to take 3 min. this time! Eventually 
try wet etching (see thesis of John Denton) or a dedicated polyetcher which will 
hopefully become available soon.
19. Inspect.






Dose: 10 16 cm *2
23. Ultraclean wafer
24. Polysilicon oxidation (900 A)
push: 3' N2 @ IlOO0C
purge: 5' N2  @ IlOO0C
drive-in: 35' O2  @ IIOO0C Tube #5
purge: 5' N2  @ IlOO0C
pull: 3' N2  @ IlOO0C
25. Ultraclean wafer
26. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10’
27. Apply adhesion promoter HMDS
28. Apply AZ-4110 positive photoresist
30" @  5000 rpm
29. Place wafer in prebake oven. ____ ,
Temperature: 90°C
Time: 30'
30. Expose mask #3 (seed windows). ____
setting on Cobilt: approx. 20
This has to be adjusted such that development 
time is between 60 and 90".
This alignment is critical. Misalignment needs to be less than about 0.5pm. Good 
luck! The seeds are aligned to the polygates. Use the alignment markers for 
alignment. Set MASK SEPARATION to max. value. Align the center die visually 
first. Then align the die borders. Thereafter align the text CAPTEST SEED to the 
text CAPTEST POLY. Now the chances are minimized that you will align to the 
wrong alignment markers. Reduce MASK SEPARATION more and more as the 
alignment zeros in. If the THETA turn knob runs out of range, bring the wafer into 
contact with the mask and then turn the knob back a few turns. Hierafter separate 
mask and wafer again. It will be difficult at best to align both left and right field 
perfectly. Concentrate on just one field. Shut off vibration causing equipment such 
as the big airconditioners.
31. Develop AZ-4110 positive photoresist. _ ___.
Developer AZ400K: H2O 1:4,60-90"
There is no margin for overdeloping!
32. Inspect under microscope .___ _
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33. Place wafer in hardbake oven.
Temperature: 120°C
Time: 2 0 '
34. Etch oxide in BHF
Estimated etch time: 4.5 min . 
Record etch time: min.
No margin for overetching!
35. Inspect under microscope
36. Remove resist in solvents
37. Ultraclean wafer
38. Do selective epitaxy
Temperature: 900°C
Time: 70'
HCl mass flow: 0.6 slm
DCS mass flow: 0.22 slm
H2  mass flow: 60 slm
Wafers placed on susceptor outside.
The flow rates may have to be adjusted. Should get at least 9 pm of growth.
39. Ultraclean wafer
40. Plasma-nitride deposition as polishing stop
Use Technics system 
SiHLt massflow: 19.5 seem




Time: 2 0 ’ for 5000A
41. Chemo-mechanical polishing (Hams Semiconductor)
42. Strip residual nitride in hot boiling phosphoric acid. 
Temperature: 190°C
Time: 15 min.
This is a dangerous procedure. Don't inhale the steam!
43. Rinse in DI for 5 minutes
44. Blow drywithdrynitrogen
45. Ultraclean
46. Backsurface threshold implant
Species: Phosphofus
Energy: 25 keV
Dose: 5*10 13 cm *2
47. Plasma-oxide deposition
Use Technics system 
SiH4  mass flow: IO sccm




Time: 10' for 2500A
48. Ultraclean wafer
49. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10'
50. Apply adhesion promoter HMDS
51. Apply AZ-4110 positive photoresist
30" @ 5000 rpm
52. Place wafer in prebake oven.
Temperature: 90°C
Time: 30'
53. Expose mask #4 (overgrowth S/D regions).
setting on Cobilt: approx. 20
This has to be adjusted such that development 
time is between 60 and 90".
Alignment is to polygates. Misaligment 0.8 |im max. Good luck!
54. Develop AZ-4110 positive photoresist.
Developer AZ400K: H2 O 1:4,60-90"
55. Inspect under microscope
56. Place wafer in hardbake oven.
Temperature: 120°C
Time: 20’
57. Etch thermal oxide in BHF.
Estimated etch time: 3.5 min.
Rectnded etch time:_____ min.









60. Remove resist. This is not easy. Soak in hot Nophenol 
for half a day.
61. Rinsein DI.
62. Subject to H2 SO4 -H2O2 solution.
63. Rinse in DI.
64. Use LFE plasma stripper with oxygen at 400 Watts.
Place wafer with front side towards end of tunnel all the way in. 
Etch until resist is all gone. This may take more than one hour.
65. Uliraclean wafer
6 6 . Boron anneal and PMOS S/D drive in
push: 3' N2 @ 920°C
purge: 5' N2  @ 920°C
drive-in: 2 0 ’ H2  bum @ 920°C Tube #4
purge: 5' N2  @ 920°C
pull: 3' N2  @  920°C
67. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10'
6 8 . Apply adhesion promoter HMDS
69. Apply AZ-4110 positive photoresist
30" @ 5000 rpm
70. Place wafer in prebake oven.
Temperature: 90°C
Time: 30'
71. Expose mask #5 (contacts).
setting on Cotnlt: approx. 2 0
Tliis has to be adjusted such that development
time is between 60 and 90". Alignment is to OG S/D
72. Develop AZ-4110 positive photoresist.
•Developer AZ400K: H2 O 1:4,60-90"
73. Inspect under microscope
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74. Place wafer in hardbake oven.
Temperature: 120°C
Time: 20’
75. Etch thermal oxide in BHF.
Estimated etch time: 3 min.
Recorded etch time: min.
76. Remove resist in solvents
The wafer could now be tested on the micro- 
manipulator probestation.
77. Ultraclean.
78. H2  anneal (optional)
Time: 10'
Temperature: IOOO0C
Carried out in epitaxy reactor
79. Ultraclean wafer
80. Place wafer in hardbake oven.
Temperature: 120°C
Time: 10’
81. Apply adhesion promoter HMDS
82. Apply AZ-4110 positive photoresist
30" @ 4000 rpm
83. Place wafer in prebake oven.
Temperature: 80°C
Time: 15*
Note reduced time and temperature for lift-off
84. Expose mask #6 (metal definition).
setting on Cobilt: approx. 20
This has to be adjusted such that development 
time is between 60 and 90".
85. Develop AZ-4110 positive photoresist.
Developer AZ400K: H2O 1:4,60-90"
8 6 . Inspect under microscope
87. Aluminum deposition.
Sputter to 5000A thickness (20 min).
8 8 . Inspect.
89. Metal lift off
2 0 ' in acetone, short ultrasonic pulses
90. Inspect.
91. Metal anneal
annual’ 15' N2 @ 450°C Tube # 8
92. Electrical testing.
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Run HCI J OCS HCI/0C9 IXhcl*2/XdctlH2 flow l To* I Tlmo OR In QR out I Max I Mln I OR tot Isiqma out "ISIqnta In ?•! Araa II Tamo. I Ram ark I
.
74 1.240 0.000 L - 4 - 60 I 0.32 I 20 I •0.508 I •0 .479 I I •0.494 I I I I 3 . r 950 I
75 1.366 0.220 8.209 I - 0.138 - L 80 I 0.08 I I 0.037 I 0.146 I 0.190 I 0.016 I 0.091 r 25.2 j 55.8 I 1.3 I 950 I
75 1.366 0.220 8.209 I 0.136 I 60 I 0.4$ I 2 0 j 0.006 I 0,123 I 0.160 I •0.014 I 0.085 I 24.4 I 449.0 I I .D 1 950 I
75 1.366 0.220 4.209 I 0.138 J 80 j 0.37 I 2 0 I 0.031 I 0.075 I 3.133 I •0.302 I 0.053 I 53.5 I 107.0 I 1.0 1 950 I no ro
78 1.406 0.220 3.400 I , 0.146 I 30 I 0.08 I 2 0 I 0.005 I 0.132 I 3.169 I •0.313 I 0.069 I 22.5 I 345.0 I 1.0 1 950 I no no
76 1.408 0.220 6.400 X - 0.146 4 - 30 I 0.46 I 2 0 I •3.016 I 3.096 I 3.136 I •3.336 I 0.040 I 35.4 I 70,1 ! 1 0 I 950 I I ho no
76 I 1.408 0.220 6.400 I 3.146 I SO I 3.37 I 2 0 I 0.008 I 0.057 I 3.101 I •0.321 I 0 333 I 89.5 I 461.0 I 1.3 * 950 I 1 no I' no
77 I 1.240 0.220 1 .836 I 0.114 4 - 6 0 I 0.15 I 20 I 0.083 I 0.152 T 0.172 I 0.370 I 0 .117 I 9.9 I M O J 1 0 1 950 i I no no
79 I 1.366 0.253 5.399 i 0.120 I 30 I 0.08 I 2 0 I 3.177 I 0.274 I 0 312 I 6.121 I 0.225 I 10.8 I 26.3 J  1 3 1 950 I *X> - T T I
79 i 1.366 0.253 4.396 i - 0.120 i 40 I 0.46 I 2 0 I 0.109 I 0.207 I 3.242 I 0.070 I o . : s a  I 11.3 I 36.4 I 1 0 » 950 I I v«« vaa I79 I 1.366 1 0.253 5 390 4 - 0,120 I 40 I 0.97 I 2 0 4 . 0.103 I 3 252 I 3.304 I 0.063 I 0. V 77 I 18.4 I 34.4 I 1.0 1 950 I I vaa vaa
I l I 1.240 0.220 5.636 I 0.114 t S C I  0.03 I 20 I O 213 I 0.350 I 3.408 I 0.142 I 0.291 I 12.3 I 23.4 I I 0 • I S O  i I v«i vaa
1 1 I 1.240 II 0.220 I 5.336 I 0.114 I 40 I 0.48 I 20 I 0 * 4 7 I 0.270 I 3 .311 I 0.102 I 0 208 I 13.3 I 26.9 I 1.3 1 950 I I vaa vaa
S I I 1.240 0.220 I S 536 I 0.114 I 40 I 0.37 I 20 I O.: 28 I 0.253 I 6.293 I 9.112 I 0.194 13.3 I 19.7 I 1.3 1 I S O  I r vaa vaa
32 I 1.363 0.235 I 5.313 I 0.129 I 30 I 0.08 I 15.3 I 0.137 I 0.290 I 3.326 I 0.093 I 6.209 12.5 I 30.9 I 1 .0 1 950 I I v*» vat
62 I 1.366 0.235 I 5.813 i 0.129 * 30 I 0.46 I 15.5 I 3.062 I 0.189 I 6.223 I 0.332 I 6.129 12.3 I 53.8 I 1.0 1 950 I vaa vaa
82 I 1.366 0.235 I 5.313 I 0.129 I 40 I 0.37 I * 5.3 I 0.335 I 3.161 I 0.194 I 0.011 I 6.098 I 14.4 I 30.1 I 1.0 1 950 I j vaa vaa
84 j 1.240 6 .2 2 0 I 5.836 4 - 0.114 I 30 I 0.08 I 4 I 0.190 I *3.268 I 3.310 I 0.185 I 0.229 I 12.8 11.9 I 1.0 1 950 I I vaa vaa
34 1.240 0 .2 2 0 I 5.336 I 0 . 1 U I 30 I 0.46 I 4 I 0.118 I 0.194 I 6.249 I 6.018 I 3 155 I 22.4 I 13.5 I 1.6 1 950 I I no Wl
34 I 1.240 0 .2 2 0 I 5.636 I 0.114 60 "ToT tT I I 0.105 I 3.136 I 9.146 I 0,363 I : 120 16.8 I 22.4 I » 950 I T no vaa39 I 1 .2*0 3.220 5.336 I 0.114 4 - 80 JL SM A 2 I 0.207 I 6,230 I 0.308 I 0 .1 00 I 3.218 17.0 29.7 I 1.0 1 950 I I no vat69 I 1.240 3.220 5.836 » 0.114 I 40 I 0.48 I 2 I 0.182 I 0.177 I 6.255 i 0 .133 I 0.179 I 24.4 I 20.7 i 1.0 1T soT T T no no
69 ( 1.240 0 .2 2 0 > 5.336 • 0.114 J L 40 -I-SJLJ 2 » 0.192 I 0.165 4 6.225 i 0.150 I 0.178 II  20.9 I 14.3 1 1.0 1 950 j I no no
90 j 1.300 0.400 I 4.500 4 - 0.130 I 30 I 0.08 I 20 I 0.107 I 0.219 I 0.263 I 0.073 I 0.163 II 17.3 I 36.0 1 1.0 1 950 T no vaa
90 I 1.300 0.400 I 4.500 I 0.130 I 43 I 111 I 2 0 I 0.000 I t 0.243 I 6.073 I 0.0 00 I 0.0 I ' .0 1 IS O  I <111> waiar • no vaa ‘
91 I 1.780 I 0 .200 I 3.900 I 0.130 I 120 I 0.08 I 20 I •0.096 I •0 .060 I •0 .3 1 1 i •0 . 0 1 2 i •0.073 47.4 I 31.9 1 1.0 ! 9 50 I no vaa
91 I 1.780 I 0 .200 I 3.900 I 0 .! 30 I 120 I 0.46 I 20 I •0.121 I •0 .090 I •0.016 i •0.149 i •0.106 I  41.5 I 27.9 I 1.0 1 950 I • no vat I
i \  I 1.780 j 0 .200 I 8.800 I 0.130 I 120 I 0.37 I M l  O 1H I  ) -0 ,089  I --ilaaa I - Q i S i  I - I .  I OS I J i l a  I 30.* t : 0  I 950 i ! PO I no I
91 I 1.780 i 0.200 3.900 I 0.130 I 120 I 111 I 20 I •0.047 I I • 0 .007  I •0.063 I •0.04 7 I I 34 9 I 1.0 t 150 i < 111> vvaiar I vat vat I
92 I 1.900 I 0,400 4.500 I 0.063 I 120 I 0.08 I 20 I 0.297 I 0.373 I 3.4 59 I 6.229 I 0.333 I 16.9 I 16.5 I 1.3 I 950 I I •/at vat I
92 I 1.300 0.400 4.500 I 0.066 120 I 111 I 20 I 0.197 I i 0.2*6 I 0.184 I 0.197 7.3 I 1.0 I 950 I <111> waiar I vat vat j
9 5 I 1.240 0.220 5.836 0.114 30 I 0.08 I 20 I 0.016 I 0.031 I 0.082 I •0.001 I 0.024 59.9 115.3 I 1.0 I 920 I I vat vat I
96 I 1.360 0.230 5.836 0.114 90 I 0.08 I 20 V 0.102 I 0.247 I 0.308 I 0.067 I 0.175 18.1 32.7 I 1.0 I 950 I I vat vat I
104 I 1.240 0.220 5.836 0.114 SO I 9.06 I 20 I 0.032 I 0.118 I 0.! £0 I O.OOS I 0 075 23.5 97.5 I I 0 I 920 i I no no I
107 I 1.368 0.253 5.399 0.120 SO I 0.06 I 19 I 0.230 I 0.348 I 0.419 I 0.162 I 0.299 17.7 22.2 I 1.0 I 9S0 I I vat vat
107 I 1.363 0.253 5.399 0.120 SO I 0.37 I 19 I 0.237 I 0.359 I 0.434 I 0.167 I 6.298 I 7.3 21.9 I 1.9 i ISO I inv. oanarn I vaa vatTtTTT 1.240 0.220 5.836 0.114 80 I 0.08 I 2 I 0.175 I 0.357 I 0 451 I 0.097 I 0.266 20.4 31.7 I 1.0 I 950 I r hO no
109 I 1.240 0.220 5.636 0.114 80 I 0.46 2 I 0.084 I 6.193 0.260 I 0.034 I 0.139 15.3 44.0 1.3 I 950 f no no
109 I 1.240 0.220 5.636 0.114 30 I 0.97 I 2 I 0.CS2 I 0.193 0.233 I 0.029 0.128 14.2 S3.4 1.0 I 950 j
117 I 6.000 0.220 0.000 0.000 I 30 I 0 I 13.9 I 0.134 I 0.194 0.233 I 6.029 0.189 3.9 1.8 2.0 I 950 I bulk aoi
__ 0 .000 0.220 0.000 0.000 I SO I 0 I 15 1 0.216 I 0.200 0.419 I 0.162 0.209 4.0 0.7 2.0 I 1000 I buk aoi
119 I 1.500 0.000 999.000 999.000 60 I 0.06 I 0.5 I 0.000 j 0.000 0.000 0.000 0.000 0.0 0.0 1.0 I ISO I atm or as a.
_  120 I 1.406 0.220 I M OO 0.146 I 60  I 0.08 I 20 I 0 482 I 0.S55 0.807 I 3.640 0.519 10.3 10.6 1.0 I 1000 I
120 I 1.408 0.220 I. 6.400 0.146 80 I 111 20 I 0.392 I 0.426 3.470 0.243 0.409 9.6 16.3 1.0 I 1000 j <111» waiar
126 1.408 0.220 I 6.400 0.146 60 0 20 } 0.107 I 0.108 0.108 4.6 1.9 1.0 I 1000 bulk waiar
121 I 1.144 0.220 I 5.200 0.097 60  I 0.08 20 I 0.210 I 0.324 0.369 0.149 0.267 12.7 17.1 2.0 I 950
121 1.144 0.220 5.200 0.097 30 I 0.08 20 I 0.252 I 0.343 I 0.385 0.174 0.296 10.8 17.5 2.0 I 950 bacKox
126 0 .900 0.110 I 8.182 0.121 60 I 0.08 20 I 0.191 I . . . I 0.096 17.3 I 950 •
-  U 6 0.900 0.110 I 9.182 0.121 SO I 0.08 20 I 0.198 I I 0.099 18.7 I 950 ■ ■; .
128 0 .900 0.110 I 6.182 0.121 60 111 20 I ! 0.192 I 0.096 14.8 ......  ; . ■ • , - I .. 950 <111> walar
128 0.900 0.110 I 6.182 0.121 60 0.00 20 I 0.060 0.064 0.066 0.0S6 I 0.062 2.2 3.3 . I ■ 950 bulk aoi
■ n f r 1.240 0.220 I 5.636 0.114 80 0.06 2 I 0.105 I 0.330 0.365 0.056 II 0.218 16 .. 49.5 I 950
127 1.240 0.220 I 5.138 0.114 60 0.46 2 I 0 .U 3  I 0.211 0.247 0.105 I 0.177 11.9 29.6 . I .. 950
127 1.240 0.220 I 5.836 0.114 60 0.67 2 0.107 I 0.210 L  0.243 0.063 I 0.159 6.6 42.1 r 1 950
126 1.240 0.220 I 9.636 0.114 60 0.08 I  I 0.241 I 0.332 0.360 0.186 I 0.267 7.6 . 18.3 I . ■ 950
126 1.240 0.220 I 6,636 0.114 80 0.46 4 j 0.159 I 0.245 II 0.261 0.129 I 0.202 4.9 . 20.9 I 950 ;
128 II 1.240 0.220 I 6.636 0.114 60 I 0.97 4 I 0.131 I 0.240 II 0.283 I 0.104 I  0.106 7.1 I 28.2 I 9 SO .......... ...
129 II 1.240 0.220 1.638 0.114 60 0.08 20 I 0.247 I 0.353 I 0.413 0.180 I 0.300 14.4 I -  20.8 V  I 950
129 1.240 0 .220 5.636 0.114 60 0.46 20 I 0.162 i 0.248 I  0.289 0.146 I 0:205 9.3 k . . 1 as I 9S0
129 1.240 0.220 5.636 0.114 60 0.97 20 I 0.160 I 0.256 0.291 0.121 I 0.206 9.4 _25.7 I 950
129 1.240 6.220 5.636 0.114 60 0.30 20 I 0.176 I 0.216 I 0.196 _ I 950
129 1.240 0.220 5.636 0.114 60 I 0.55 20 0.148 I 0.213 I 0.181 ' I 950
129 1.240 0.220 5.636 0.114 60 I 0.73 20 I 0.171 I 0.221 0,196 I 950
129 1.240 6.220 5.636 0.114 60 I 0.08 20 I 0.300 0.150 I 9S0 oouolaaiaa
129 1.240 0.220 5.636 0.114 60 I 0.08 20 I 0.179 0.090 I 950 caoaotor araa
129 1.240 0.220 5.636 0.114 60 I 0.08 20 I I 0.176 0.088 I 950 oolv araa
129 1.240 0.220 5.636 0.114 60 I 0.00 20 I  0.086 I 0.044 1 r  950
129 1.240 0.220 I 0.114 60 I 0.08 20 0.246 II........ 0.123 I 950 montamo
130 0 .000 0.220 6 .0 0 0 0.000 60 I 0.00 20 0.135 I 0.133 0.134 3 6 2 2 2 900 bulk aoi
136 1.160 0.220 5.364 0.103 60 I 0 08 20 •A 006 I »0.005 0.009 •0.016 •0 .007 185 232 I 690
137 1.040 6,220 0.063 60 I 0.08 20 •0,003 I 0 .003 6.019 I *0 006 0.000 26 S 1 r*  _ I •9 0 ------ - J
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Title MOSFET ID vs VDS with gate voltage as parameter
C ircu it vg 
vds 4 O v:dc=dcin 
vg I O v:dc=vg 
ds 3 O diode 
dd 4 2 diode 
rb 5 O r: r=10e7 
eg 10  c: c=10f 
cd 2 0 c: c=10f 
cs 3 0 c: c=10f 
cb 5 0 c: c=10f 
qpmos 3 1 2  5 pmos
Model pmos mfet2 : w=10u l=2.0u level=3 $
ad=3e-l I as=3e-l I pd=20e-6 ps=20e-6 $
pol=pmos vto=-2 kp=0.2u gamma=2 phi=0.6 rd=100 rs=100 $
cbd=9e-10 cbs=9e-10 nsub=2el6 nss=2ell tpg=-l ld=0.2u uo=100 $
tox=0.1e-6 cgso=4e-10 cgdo=4e-10 cj=220u mj=0.5 cjsw=500p $
mjsw=0.33 pb=0.7 xj=0.5u delta=l eta= I theta=0.2
model diode d : is=1.0f rs=100 Cjo=IOp bv=0.1 ibv=15u pb=l 
E ndc
V ar sweep vg:ugfrom ugto ugstep type=lin
DC analysis dcin:0 vdmax vdmax/100
keep i(vds,2)=id
E nddc





Joefg Friedrich was born June 27, 1961 in Bocbumr West Germany. He 
grew up in Ennepetal, West Germany, where he graduated from the local 
highschool in 1980. He then attended the Ruhr-University Bochum, West Ger­
many, where among other things he worked on speech processing, layout 
verification systems, and high-speed bipolar circuit design.
In 1984 he received a scholarship from the German Academic Exchange 
Service to continue his studies in Electrical Engineering at Purdue University, 
West-Lafayette, IN. During his stay at Purdue he worked on the design of a 
microcomputer based HVDG simulator while also completing his diploma 
thesis work on CMOS adder circuit concepts. In August 1985 he graduated 
with the grade "very good" from the Ruhr-University Bochum with a diploma 
in Electrical Engineering.
During the fall of 1985 he attended the University of Florida in Gaines­
ville, Florida, where he worked on the implementation of a power engineering 
circuit simulator. In January 1986 he returned to Purdue University to work 
towards a Ph.D. degree in Electrical Engineering. He was married to Baerbel 
Haberstroh in October 1988.
Mr. Friedrich has held several offices in various s tuden t groups. He is a 
mem ber of the Electrochemical Society.
